DOI QR코드

DOI QR Code

A Two-bit Bus-Invert Coding Scheme With a Mid-level State Bus-Line for Low Power VLSI Design

  • Yoon, Myungchul (Department of Electronics Engineering, Dankook University)
  • Received : 2014.03.01
  • Accepted : 2014.07.26
  • Published : 2014.08.30

Abstract

A new bus-invert coding circuit, called Two-bit Bus-Invert Coding (TBIC) is presented. TBIC partitions a bus into a set of two-bit sub-buses, and applies the bus-invert (BI) algorithm to each sub-bus. Unlike ordinary BI circuits using invert-lines, TBIC does not use an invert-line, so that it sends coding information through a bus-line. To transmit 3-bit information with 2 bus-lines, TBIC allows one bus-line to have a mid-level state, called M-state. TBIC increases the performance of BI algorithm, by suppressing the generation of overhead transitions. TBIC reduces bus transitions by about 45.7%, which is 83% greater than the maximum achievable performance of ordinary BI with invert-lines.

Keywords

References

  1. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O", IEEE Trans. VLSI Syst., vol. 3, pp. 49-58, Mar. 1995. https://doi.org/10.1109/92.365453
  2. Y. Shin, S. I. Chae, and K. Choi, "Partial bus-invert coding for power optimization of applicationspecific systems," IEEE Trans. VLSI Syst., vol. 9, pp. 377-383, Apr. 2001. https://doi.org/10.1109/92.924059
  3. Y. Shin, K. Choi, and Y. Chang, "Narrow bus encoding for low-power DSP systems," IEEE Trans. VLSI Syst., vol. 9, pp. 656-660, Oct. 2001. https://doi.org/10.1109/92.953499
  4. R. B. Lin and C. M. Tsai, "Weight-based bus-invert coding for low-power applications", in Proc. ASPDAC/ VLSI Design, pp. 121-125. Jan. 2002.
  5. J. Natesan and D. Radhakrishnan, "Shift invert coding (SINV) for low power VLSI", 2004. Euromicro Symp. on Digital system Design, pp. 190-194, Sept. 2004.
  6. Y. Zhang, J. Lach, K. Skadron, and M. R. Stan, "Odd/Even bus invert with two-phase transfer for buses with coupling", in Proc. 2002 Int. Symp. on Low Power Electronics and Design, pp. 80-83, 2002.
  7. U. Narayanan, K. S. Chung, and T. Kim, "Enhanced bus invert encodings for low-power", IEEE Int. Symp. on Circuits and Systems, vol. 5, pp. 25-28, May 2002.
  8. M. Yoon and B. Roh, "A novel low-power bus design for bus-invert coding," IEICE Trans. Electronics, vol. E90-C, no. 4, pp. 731-734, 2007. https://doi.org/10.1093/ietele/e90-c.4.731
  9. M. Yoon "Achieving maximum performance for bus-invert coding with time-splitting transmitter circuit," IEICE Trans. Fundamentals, vol. E95-A, no. 12, pp. 2357-2363, 2012. https://doi.org/10.1587/transfun.E95.A.2357
  10. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Informaiton-Theoretic Bounds on Average Signal Transition Activity", IEEE Trans. VLSI Systems, vol. 7, pp. 359-368, 1999. https://doi.org/10.1109/92.784097
  11. The MOSIS Service, http://www.mosis.com/ [Online]