DOI QR코드

DOI QR Code

Development of Debugging Tool for LEON3-based Embedded Systems

LEON3 기반 임베디드 시스템을 위한 디버깅 도구 개발

  • Ryu, Sang-Moon (Dept. of Control and Robotics Engineering, Kunsan National University)
  • 류상문 (군산대학교 제어로봇공학과)
  • Received : 2013.12.06
  • Accepted : 2014.01.11
  • Published : 2014.04.01

Abstract

LEON3 is a 32-bit synthesizable processor based on the SPARC V8. It can be connected to AMBA 2.0 bus and has a 7- stage pipeline, IEEE-754 FPU and 256[KB] cache. It can be easily implemented using FPGA and used for a SoC design. DSU which comes with LEON3 can be used to control and monitor the operation of LEON3. And DSU makes it easy to set a debugging environment for the development of both hardware and software for an embedded systems based on LEON3. This paper presents the summary of the debugging tool for LEON3 based embedded systems. The debugging tool can initialize the target hardware, find out how the target hardware is configured, load application code to a specified memory space and run that application code. To provide users a debugging environment, it can set breakpoints and control the operation of LEON3 correspondingly. And function call trace is one of key functions of the debugging tool.

Keywords

References

  1. Y. Li, B. Nelson, and M. Wirthlin, "Reliability models for SEC/DED memory with scrubbing in FPGA-based designs," IEEE Trans. on Nuclear Science, vol. 60, no. 4, pp. 2720-2727, Aug. 2013. https://doi.org/10.1109/TNS.2013.2251902
  2. N. Rollins, M. Fuller, and M. J. Wirthlin, "A comparison of fault-tolerant memories in SRAM-based FPGAs," Proc. of the 2010 IEEE Aerospace Conference, pp. 1-12, 2010.
  3. D.-S. Kang and K.-S. Jhang, "Development of FPGA-based satellite on-board computer," Proc. of 2008 IEIE Conference, pp. 1073-1074, 2008.
  4. J. Choi, J. Lee, H. Shin, and I. Cheon, "Flight software development environments for LEON3-FT processor," Proc. of 2011 KSAS Spring Conference, pp. 973-976, Apr. 2011.
  5. J. Choi, J. Lee, H. Shin, and I. Cheon, "Virtualized system development based on LEON3-FT processor for satellite simulator," Proc. of 2011 KSAS Spring Conference, pp. 969-972, Apr. 2011.
  6. C. Koo, D. Ryu, K. Joo, and S. Lee, "Software simulator design for functional validation of flight software on the lunar exploration mission," Proc. of 2011 KSAS Fall Conference, pp. 1017-1020, Nov. 2011.
  7. D. Oh, S. Park, K. Kang, and R. Myeong, "Design and Implementation of on-board computer for naro-satellite," Proc. of 2011 KSAS Fall Conference, pp. 1437-1442, Nov. 2011.
  8. J. Choi and B. Nam, "Development of high-performance LEON3 processor emulator based on QEMU for flight software development," Proc. of 2012 KSAS Spring Conference, pp. 1016-1021, Apr. 2012.
  9. D. Kang, D. Oh, and K. Kang, "Design and Implementation of the aro science satellite on-board computer used SEU Mitigation scheme," Proc. of 2012 KSAS Fall Conference, pp. 2151-2154, Nov. 2012.
  10. C. Koo, H. Jeong, M. Lee, S. Moon, S. Han, and K. Joo, "A study of flight software memory code patch and maintenance technique on orbit applicable to lunar explorer," Proc. of 2013 KSAS Spring Conference, pp. 695-699, Apr. 2013.
  11. S. Lee, J. Ryu, J. Park, S. Jeong, H. Woo, Y. Jo, and J. Won, "Design of on-board computer for geostationary earth orbit spacecraft," Proc. of 2009 KSAS Fall Conference, pp. 990-993, Nov. 2009.
  12. J. Choi and I. Cheon, "Study of next space processors for development of flight software," Proc. of 2012 KSAS Fall Conference, pp. 809-814, Nov. 2012.
  13. J. Gaisler and A. Pouponnot, "Hardware debug support in the LEON processor," Proc. of DASIA 2002, pp. 1-5, May 2002.
  14. LEON3-FT SPARC V8 Processor Data Sheet and User's manual, Aeroflex Gaisler, 2012.
  15. S.-M. Ryu, "Development tool for LEON-3 based embedded systems," Proc. of 2013 ICROS Jeonbuk-Jeju Regional Conference, pp. 38-39, Dec. 2013.

Cited by

  1. FPGA based System for Pinhole Detection in Cold Rolled Steel vol.21, pp.8, 2015, https://doi.org/10.5302/J.ICROS.2015.15.0083