Journal of the Korea Society of Computer and Information (한국컴퓨터정보학회논문지)

Korean Society of Computer Information (한국컴퓨터정보학회)
권호 표지
DOI QR코드

DOI QR Code

Stochastic Power-efficient DVFS Scheduling of Real-time Tasks on Multicore Processors with Leakage Power Awareness

멀티코어 프로세서의 누수 전력을 고려한 실시간 작업들의 확률적 저전력 DVFS 스케쥴링

  • Lee, Kwanwoo (Dept. of Information Systems Engineering, Hansung University)
  • 이관우 (한성대학교 정보시스템공학과)
  • Received : 2014.02.03
  • Accepted : 2014.03.11
  • Published : 2014.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a power-efficient scheduling scheme that stochastically minimizes the power consumption of real-time tasks while meeting their deadlines on multicore processors. In the proposed scheme, uncertain computation amounts of given tasks are translated into probabilistic computation amounts based on their past completion amounts, and the mean power consumption of the translated probabilistic computation amounts is minimized with a finite set of discrete clock frequencies. Also, when system load is low, the proposed scheme activates a part of all available cores with unused cores powered off, considering the leakage power consumption of cores. Evaluation shows that the scheme saves up to 69% power consumption of the previous method.

본 논문에서는 멀티코어 프로세서 상에서 실시간 작업들의 데드라인들을 만족하면서 전력 소모량의 확률적 기대값을 최소화하는 문제를 해결하는 스케쥴링 기법을 제시하였다. 제시된 기법에서는 주어진 작업들의 불확실한 계산량을 과거의 계산량 분포에 기반하여 확률적 계산량으로 변환하고, 한정된 개수의 이산적 클락 주파수 값들을 이용하여 변환된 확률적 계산량의 전력 소모 기대 값을 최소화한다. 또한 시스템의 부하량이 적을 때에는 누수 전력을 고려하여 전체 코어들 중에서 일부의 코어들만을 사용하고 나머지 코어들의 전원을 소등시켜서 전력 소모량을 줄인다. 성능평가 실험에서 제시된 기법이 기존 방법의 전력 소모량을 최대 69%까지 감소시킴을 확인하였다.

Keywords

References

  1. L. Benini, A. Bogliolo, and G. Micheli, ''A survey of design techniques for system-level dynamic power management,'' IEEE Trans. VLSI Syst., Vol. 8, No. 3, pp. 299-316, 2000. https://doi.org/10.1109/92.845896
  2. H. Aydin and Q. Yang, ''Energy-aware partitioning for multiprocessor real-time systems,'' Int'l Parallel Distributed Processing Symp., p. 113.2, 2003.
  3. R. Xu, C. Xi, R. Melhem, and D. Moss, ''Practical PACE for embedded systems,'' ACM Int'l Conf. Embedded Software, pp. 54-63, 2005.
  4. A. Andrei, P. Eles, Z. Peng, M. T. Schmitz, and B. Hashimi, ''Energy optimization of multiprocessor systems on chip by voltage selection,'' IEEE Trans. VLSI Syst., Vol. 15, No. 3, pp. 262-275, 2007. https://doi.org/10.1109/TVLSI.2007.891101
  5. C. Xian, Y. Lu, and Z. Li, ''Energy-aware scheduling for real-time multiprocessor systems with uncertain task execution time,'' Design Automation Conf., pp. 664-669, 2007.
  6. H. Pack, J. Yeo and W. Lee, ''Energy-efficient multi-core scheduling for real-time video processing,'' Journal of the Korea Society of Computer and Information, Vol. 16, No. 6, pp. 11-20, 2011. https://doi.org/10.9708/jksci.2011.16.6.011
  7. W. Lee, ''Power-efficient scheduling of periodic real-time tasks on lightly loaded multicore processors,'' Journal of the Korea Society of Computer and Information, Vol. 17, No. 8, pp. 11-19, 2012. https://doi.org/10.9708/jksci.2012.17.8.011
  8. E. Seo, J. Jeong, S. Park, and J. Lee, ''Energy efficient scheduling of real-time tasks on multicore processors,'' IEEE Trans. Parallel Distributed Syst., Vol. 19, No. 11, pp. 1540-1552, 2008. https://doi.org/10.1109/TPDS.2008.104
  9. W. Lee, ''Stochastically power-minimum scheduling of real-time multicore systems with leakage power awareness,'' Electronics Letters, Vol. 49, No. 13, pp. 791-793, 2013. https://doi.org/10.1049/el.2013.0310
  10. Z. Lu, Y. Zhang, M. Stan, J. Lach, and K. Skadron ''Procrastinating voltage scheduling with discrete frequency sets,'' Design, Automation and Test in Europe Conf., pp. 456-461, 2006.
  11. J.R. Lorch and A.J. Smith, ''PACE: a new approach to dynamic voltage scaling,'' IEEE Trans. Computers, Vol. 53, No. 7, pp. 856-869, 2004. https://doi.org/10.1109/TC.2004.35
  12. D. Luenberger, Linear and Nonlinear Programming, Addison-Wesley, 1984.