전력전자학회논문지 (The Transactions of the Korean Institute of Power Electronics)

  • 제18권5호
  • /
  • Pages.501-506
  • /
  • 2013
  • /
  • 1229-2214(pISSN)
  • /
  • 2288-6281(eISSN)
전력전자학회 (The Korean Institute of Power Electronics)
권호 표지
DOI QR코드

DOI QR Code

홀드 업 타임 보상회로를 가진 IT 기기용 Front-end PSFB DC/DC 컨버터

Phase-Shifted Full Bridge(PSFB) DC/DC Converter with a Hold-up Time Compensation Circuit for Information Technology (IT) Devices

  • Yi, Kang-Hyun (School of Electronic and Electric Eng., Daegu University)
  • 투고 : 2013.07.08
  • 심사 : 2013.09.09
  • 발행 : 2013.10.20
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

A hold-up time compensation circuit is proposed to get high efficiency of the front-end phase-shifted full bridge DC/DC converter. The proposed circuit can make the phase-shifted full bridge front-end DC/DC converter built with 0.5 duty ratio so that the conduction loss of the primary side and voltage stress across rectifier in the secondary side are reduced and the higher efficiency can be obtained. Furthermore, the requirement of an output filter significantly can diminish due to the perfect filtered waveform. A 12V/100A prototype has been made and experimental results are given to verify the theoretic analysis and detailed features.

키워드

참고문헌

  1. Lee, F.C., Barbosa, P., Peng Xu, Jindong Zhang, Bo Yang A and Canales, F. ,"Topologies and design considerations for distributed power system applications," Proceedings of the IEEE, Vol. 89, Issue 6, pp. 939-950, June 2001. https://doi.org/10.1109/5.931492
  2. Bo Yang, Peng Xu and Lee, F.C., "Range winding for wide input range front-end DC/DC converter," Proceeding of IEEE 16th APEC, Vol. 1, pp. 476-479, March 2001.
  3. Ki-Bum Park, Chong-Eun Kim, Gun-Woo Moon and Myung-Joong Youn,"Voltage Oscillation Reduction Technique for Phase Shift Full Bridge Converter," Trans. of the KIPE, Vol. 10, No. 6, pp. 598-609, Dec. 2005.
  4. Xin-Lan Li, Yong-Hwan Shin, Jae-Sun Won, Jong-Sun Kim and Hwi-Beom Shin, "Integrated Magnetic Transformer for ZVS Phase Shift Full Bridge Converter," Trans. of the KIPE, Vol. 15, No. 2, pp. 119-126, April 2010. https://doi.org/10.6113/TKPE.2010.15.2.119
  5. Jin-Ho Kim, Jae-Sung Park, Hong-Kwon Kim, Jun-Woo Park, ong-Saeng Shin, Sang-Keun Ji, Sang-Ho Cho, Chung-Wook Roh and Sung-Soo Hong, "Phase-Shift Full-Bridge DC/DC Converter with Fixed-Phase Operation Inverter," Trans. of the KIPE, Vol. 18, No. 2, pp. 117-204, April 2013. https://doi.org/10.6113/TKPE.2013.18.2.131
  6. Yong-Saeng Shin, Chung-Wook Roh, Sung-Soo Hong, and Sang-Kyoo Han, "A New Mode Changable Asymmetric Full Bridge DC/DC Converter having 0-100 % Duty Ratio," Trans. of the KIPE, Vol. 15, No. 2, pp. 103-110, April 2010. https://doi.org/10.6113/TKPE.2010.15.2.103
  7. Xiangcheng Wang, Feng Tian and Batarseh, I., "High Efficiency Parallel Post Regulator for Wide Range Input DC-DC Converter," IEEE Transactions on Power Electronics, Vol. 23, Issue 2, pp. 852-858, March 2008. https://doi.org/10.1109/TPEL.2007.915158
  8. V. G. Gangadhar Phadke, "Circuit for maintaining hold-up time while reducing bulk capacitor size and improving efficiency in a power suppy," U.S. Patent 7601212B2, June 13, 2006.
  9. Yungtaek Jang and Milan M. Jovanovic, "Hold-up-time extension circuits," U.S. Patent 36504497B2, Jan. 7, 2003.
  10. Chen Zhao, Xinke Wu, Zhaoming Qian, "Design and Comparison of Two Front-end DC/DC Converters: LLC Resonant Converter and Soft-switched Phase-shifted Full-bridge Converter with Primary-side Energy Storage Inductor," Proceedings of the IEEE 24th APEC, pp. 1073-1077, Feb. 2009.