Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

A 8-bit 10-MSample/s Folding & Interpolation ADC using Preamplifier Sharing Method

전치 증폭기 공유 기법을 이용한 8-bit 10-MSample/s Folding & Interpolation ADC

  • Ahn, Cheol-Min (Department of Information Technology Handong Global University) ;
  • Kim, Young-Sik (Department of Information Technology Handong Global University)
  • Received : 2013.07.29
  • Accepted : 2013.09.03
  • Published : 2013.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a 8bit 10Ms/s CMOS Folding and Interpolation analog-to-digital convertor is proposed. The architecture of the proposed ADC is based on a Folding & Interpolation using FR(Folding Rate)=8, NFB(Number of Folding Block)=4, IR(Interpolation Rate)=8. The proposed ADC adopts a preamplifier sharing method to decrease the number of preamplifier by half comparing to the conventional ones. This chip has been fabricated with a 0.35[um] CMOS technology. The effective chip area is $1.8[mm]{\times}2.11[mm]$ and it consumes 20[mA] at 3.3 power supply with 10[MHz] clock. The INL is -0.57, +0.61 [LSB] and DNL is -0.4, +0.51 [LSB]. The SFDR is 48.9[dB] and SNDR is 47.9[dB](ENOB 7.6b) when the input frequency is 100[kHz] at 10[MHz] conversion rate.

본 논문에서는 8bit 10Ms/s CMOS Folding and Interpolation ADC를 제안한다. 회로에 사용한 구조는 FR(Folding Rate)이 3, NFB(Number of Folding Block)가 4, IR(Interpolation rate)이 8이며, 제안된 전치 증폭기(Preamplifier) 공유 기법을 회로에 사용하여 같은 구조에서 요구하는 전치 증폭기 수를 절반으로 줄여서 전력소모와 유효면적을 줄이도록 설계하였다. 제안된 ADC는 0.35[um] CMOS 디지털 공정을 사용하여 제작하였고, 유효칩 면적은 3.8[$mm^2$] ($1.8[mm]{\times}2.11[mm]$) 이고, 3.3[V], 샘플링 주파수 10[MHz]에서 20[mA]의 DC 전류소모를 나타내었다. INL은 -0.57, +0.61 [LSB], DNL은 -0.4, +0.51 [LSB]으로 측정되었고, 주파수 100[kHz] 정현파 입력신호에서 SFDR은 48.9[dB], SNDR은 47.9[dB](ENOB 7.6b)로 측정되었다.

Keywords

References

  1. Taft R.C. ; Menkus C.A. ; Tursi M.R. ; Hidri O. ; Pons V "A 1.8-V 1.6-Gsample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency" IEEE JSSC P.2107-2115, 2004.
  2. Oza S. ; Devashratee N.M. "Low Voltage, Low Power Folding Amplifier for Folding & Interpolating ADC" ARTCom, International Conference P.178-182, 2009.
  3. Jungho Lee ; Michael B.C. ; Ho-Jin Park ; Byeong-Ha Park "A 7b 1GS/s 60mW folding ADC in 65nm CMOS" ISOCC, SOCDC P.338-341, 2010.
  4. Oza S. ; Devashratee N.M. "low power folding & interpolating adc using 0.18um technology" ACE, International Confeerence P.54-58, 2010.
  5. Chan Son, Byung-Il Kim, Sang-Hoon Hwang, Min-Kyu Song, "Design of an 1.8V 12-bit 10MSPS Folding/Interpolation CMOS Analog-to-Digital Converter" Journal of IEEK, Vol.42-SD, NO. 11, P. 13-20, November, 2008
  6. Jungho Lee, Michael B. Choi, Ho-Jin Park, Byeong-Ha Park, "A 7b 1GS/s 60mW Folding ADC in 65nm CMOS" ISOCC 2010 Conference, P.338-341, 2008.
  7. SeungHwi Jung, JaeKyu Park, SangHoon Hwang, MinKyu Song, "Design of an 1.8V 8-bit 500MS/s Cascaded-Folding Cascaded-Interpolation CMOS A/D Converter" Journal of IEEK, Vol.43-SD, NO. 5, P. 1-10, May, 2006
  8. R. Plassche ; P. Baltus "An 8-bit 100-MHz Full-Nyquist Analog-to-Digital Converter" IEEE JSSC P1334-1344, DEC. 1988.
  9. Michael P. Flynn "CMOS Folding A/D Converters with Current-Mode Interpolation" IEEE JSSC P1248-1257, Sep. 1996.
  10. Yoo Sam Na, Min-Kyu Song, "Design of a 3.3V 8-bit 200MSPS CMOS Folding/Interpolation ADC" Journal of IEEK, Vol.38-SD, NO. 3, P. 44-50, March, 2001
  11. David A. Johns ; Ken Martin "Analog Integrated Circuit Design" John Wiley & Sons, Inc. P.304-370, 1996.
  12. Donggwi Choi, Daeyun Kim, Minkyu Song, "A 8b 1GS/s Fractional Folding-Interpolation ADC with a Novel Digital Encoding Technique", Journal of IEEK, Vol. 50, No. 1, P. 137-147, January, 2013 https://doi.org/10.5573/ieek.2013.50.1.137
  13. Taft R.C. ; Francese P.A. ; Tursi M.R. Hidri O. ; MacKenzie A. ; Hohn T. ; Schmitz P. ; Werker H. ; Glenny A "A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist Frequency" IEEE JSSC P.3294-3304, 2009.
  14. Rudy van de Plassche "CMOS Integrated Analog to Digital and Digital-Analog Converter" Kluwer Academic Publishers P.128-130, 2003.
  15. DonSeup Lee ; KaeDal Kwack "A Design of 250-Msamples/s 8-bit Folding Analog to Digital Converter using Transistor Differential Pair Folding Technique" Journal of The Institute of Electronics Engineers of Korea, Vol 41-SD, NO. 11, Nov. 2004.
  16. Hui Pan ; Abidi A.A. "Signal folding in A/D converters" IEEE TCSI P.3-14, 2004
  17. KiJun Lee ; Kyusun Choi ; Byung-Soo Kim "Design of the Successive Selection Encoder by the logical Effort for High Flash Speed ADC's", Journal of IEEK, Vol.42-SD, NO. 4, April, 2005

Cited by

  1. Study on Scintillator Polishing Technology for Increasing the Detection Efficiency of Radiation Detectors Using Plastic Scintillators vol.18, pp.4, 2014, https://doi.org/10.7471/ikeee.2014.18.4.456
  2. Fabrication of Fiber-optics Detector for Measuring Radioactive Waste vol.19, pp.3, 2015, https://doi.org/10.7471/ikeee.2015.19.3.282
  3. 광대역 시스템을 위한 저전력 시그마-델타 변조기 vol.21, pp.4, 2017, https://doi.org/10.7471/ikeee.2017.21.4.341