참고문헌
- 최창석, 이한호, "100Gb/s급 광통신시스템을 위한 3-병렬 Reed-Solomon 기반 FEC 구조 설계," 전자공학회 논문지, 제46권 SD편 제 11호, pp. 48-55, 2009년 11월.
- Forward Error Correction for high bit-rate DWDM Submarine Systems," Telecommunication Standardization Section, International Telecom. Union, ITU-T Recommendation G.975.1, Dec. 2004.
- K. Onohara et. al, "Soft-decision-based Forward Error Correction for 100 Gb/s Transport Systems," IEEE Jour. of Selected Topics in Quantum Electronics, vol. 16, pp. 1258-1267, Sept. 2010. https://doi.org/10.1109/JSTQE.2010.2040809
- 이만영, "BCH 부호와 Reed-Solomon 부호," 민음사, 1990.
- H. Hsu, S. Wang and A. Wu, "A Novel Low-Cost Multi-Mode Reed Solomon Decoder Design Based on Peterson-Gorenstein-Zierler Algorithm," Journal of VLSI Signal Processing, vol. 34, no. 3, pp. 251-259, Nov. 2003. https://doi.org/10.1023/A:1023200419497
- M. Srinivasan and D. V. Sarwate, "Malfunction in the Peterson-Gorenstein-Zierler decoder," IEEE Trans. on Information Theory, vol. 11, no. 4, pp. 580-585, Oct. 1965. https://doi.org/10.1109/TIT.1965.1053833
- J. L. Massey, "Step-by-step decoding of the Bose-Chaudhuri-Hoquenhe m codes," IEEE Trans. Inform. Theory, vol. IT-6, pp. 580-585, Oct. 1965.
- D. V. Sarwate and N. R. Shanbhag, "High-speed Architectures for Reed-Solomon decoders," IEEE Transactions on VLSI Systems, vol. 9, pp. 641-655, Oct. 2001. https://doi.org/10.1109/92.953498
- S. Lee and H. Lee, "A High-Speed Pipelined Degree Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders," IEICE Trans. on Fundamentals of Electronics, Communications, and Computer Sciences, vol. E91-A, no. 3, pp. 830-835, Mar. 2008. https://doi.org/10.1093/ietfec/e91-a.3.830
- E. R. Berlekamp, "Algebraic Coding Theory," New York: McGraw-Hill, 1968. (revised ed. - Laguna Hills, CA: Aegean Park, 1984).
- H. Kristian, H. Wahyono, K. Rizki, T. Adiono,"Ultra-fast-scalable BCH decoder with efficient-Extended Fast Chien Search,"IEEE International Conference on Computer Science and Information Technology (ICCSIT), pp. 338-343, July 2010.
- S. Yoon, H. Lee and K. Lee, "High-speed two-parallel concatenated BCH-based super-FEC architecture for optical communications," IEICE Trans. Fundamentals, vol.E93-A, no.4, pp.769-777, April 2010. https://doi.org/10.1587/transfun.E93.A.769
- K. Lee, H.-G. Kang, J.-I. Park and H. Lee, "A high-speed low-complexity concatenated BCH decoder architecture for 100Gb/s Optical communications," Journal of Signal Processing Systems, vol. 6, no. 1, pp. 43-55, Jan. 2012.
- K. Lee and H. Lee, "A High-Performance Concatenated BCH Code and Its Hardware Architecture for 100 Gb/s Long-haul Optical Communications," International SoC Design Conference (ISOCC2010), pp. 428-431, Nov. 2010.
피인용 문헌
- The Firmware Design and Implementation Scheme for C Form-Factor Pluggable Optical Transceiver vol.10, pp.6, 2020, https://doi.org/10.3390/app10062143