DOI QR코드

DOI QR Code

A 1.8 V 0.18-μm 1 GHz CMOS Fast-Lock Phase-Locked Loop using a Frequency-to-Digital Converter

  • Lee, Kwang-Hun (Department of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Jang, Young-Chan (Department of Electronic Engineering, Kumoh National Institute of Technology)
  • 투고 : 2012.03.06
  • 심사 : 2012.05.09
  • 발행 : 2012.06.30

초록

A 1 GHz CMOS fast-lock phase-locked loop (PLL) is proposed to support the quick wake-up time of mobile consumer electronic devices. The proposed fast-lock PLL consists of a conventional charge-pump PLL, a frequency-to-digital converter (FDC) to measure the frequency of the input reference clock, and a digital-to-analog converter (DAC) to generate the initial control voltage of a voltage-controlled oscillator (VCO). The initial control voltage of the VCO is driven toward a reference voltage that is determined by the frequency of the input reference clock in the initial mode. For the speedy measurement of the frequency of the reference clock, an FDC with a parallel architecture is proposed, and its architecture is similar to that of a flash analog-to-digital converter. In addition, the frequency-to-voltage converter used in the FDC is designed simply by utilizing current integrators. The circuits for the proposed fast-lock scheme are disabled in the normal operation mode except in the initial mode to reduce the power consumption. The proposed PLL was fabricated by using a 0.18-${\mu}m$ 1-poly 6-metal complementary metal-oxide semiconductor (CMOS) process with a 1.8 V supply. This PLL multiplies the frequency of the reference clock by 10 and generates the four-phase clock. The simulation results show a reduction of up to 40% in the worstcase PLL lock time over the device operating conditions. The root-mean-square (rms) jitter of the proposed PLL was measured as 2.94 ps at 1 GHz. The area and power consumption of the implemented PLL are $400{\times}450{\mu}m^2$ and 6 mW, respectively.

키워드

참고문헌

  1. W. H. Chiu, T. S. Chan, and T. H. Lin, "A 5.5-GHz 16-mW fastlocking frequency synthesizer in 0.18-${\mu}$m CMOS," Proceedings of IEEE Asian Solid-State Circuits Conference, Jeju, Korea, pp. 456- 459, 2007.
  2. C. Y. Yang and S. I. Liu, "Fast-switching frequency synthesizer with a discriminator-aided phase detector," IEEE Journal of Solid-State Circuits, vol. 35, no. 10, pp. 1445-1452, 2000. https://doi.org/10.1109/4.871321
  3. C. H. Park and B. Kim, "A low-noise, 900-MHz VCO in 0.6-${\mu}m$ CMOS," IEEE Journal of Solid-State Circuits, vol. 34, no. 5, pp. 586-591, 1999. https://doi.org/10.1109/4.760367