JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

2-D Large Inverse Transform (16×16, 32×32) for HEVC (High Efficiency Video Coding)

  • Park, Jong-Sik (School of Electronic Engineering, Soongsil University) ;
  • Nam, Woo-Jin (School of Electronic Engineering, Soongsil University) ;
  • Han, Seung-Mok (School of Electronic Engineering, Soongsil University) ;
  • Lee, Seong-Soo (School of Electronic Engineering, Soongsil University)
  • Received : 2011.09.04
  • Published : 2012.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a $16{\times}16$ and $32{\times}32$ inverse transform architecture for HEVC (High Efficiency Video Coding). HEVC large transform of $16{\times}16$ and $32{\times}32$ suffers from huge computational complexity. To resolve this problem, we proposed a new large inverse transform architecture based on hardware reuse. The processing element is optimized by exploiting fully recursive and regular butterfly structure. To achieve low area, the processing element is implemented by shifters and adders without multiplier. Implementation of the proposed 2-D inverse transform architecture in 0.18 ${\mu}m$ technology shows about 300 MHz frequency and 287 Kgates area, which can process 4K ($3840{\times}2160$)@ 30 fps image.

Keywords

References

  1. K. Ugur, K. R. Andersson, A. Fuldseth, "Low Complexity Video Coding and the Emerging HEVC Standard", Proceedings of Picture Coding Symposium (PCS), pp.474-477, Dec., 2010.
  2. N. Hirai, T. Song, Y. Liu, and T. Shimamoto, "A Novel Spiral-Type Motion Estimation Architecture for H.264/AVC," Journal of Semiconductor Technology and Science, Vol.10, No.1, pp.37-44, Mar., 2010. https://doi.org/10.5573/JSTS.2010.10.1.037
  3. C. Lee, "Smart Bus Arbiter for QoS Control in H.264 Decoders", Journal of Semiconductor Technology and Science, Vol.11, No.1, pp.33-39, Mar., 2011. https://doi.org/10.5573/JSTS.2011.11.1.033
  4. Chanwon Seo, Jongki Han, "Video Coding Performance for Hierarchical Coding Block and Transform Block Structures", Korea Society Broading Engineers Magazine, Vol.15, No.4, pp.23-34, Dec., 2010.
  5. Joint Collaborative Team on Video Coding (JCTVC) of ITU-T SG16 WP3 and ISO/IEC JTC1/SC29/WG11, "WD2: Working Draft 2 of High-Efficiency Video Coding", Jan., 2011
  6. Martin Winken, Detlev Marpe, Heiko Schwarz, "Highly Efficient Video Coding based on Quadtree Structures, Improved Motion Compensation, and Probability Interval Partitioning Entropy Coding", Proceedings of ITG Conference on Electronic Media Technology (CEMT), pp.1-6, Mar., 2011
  7. K. McCann, W. J. Han, I. K. Kim, J. H. Min, "Samsung's response to the call for proposals on video compression technology", 1st JCT-VC meeting , No.JCTVC-A124, Apr., 2010.
  8. W.-H. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform", IEEE Transactions on Communications, vol.25, No.9, pp.1004-1009, Sep., 1977. https://doi.org/10.1109/TCOM.1977.1093941
  9. J. Park, W. Nam, S. Han, and S. Lee, "High Efficiency Video Coding (HEVC) 16${\times}$16 & 32${\times}$32 Inverse Transform IP Design for Large-Scale Displays," Proceedings of Internation Technical Conference on Circuits/Systems, Computers, and Communications (ITC-CSCC), pp.153-155, Jun., 2011.
  10. P. C. Tseng, C. T. Haung, and L. G. Chen, "Reconfigurable discrete cosine transform processor for object-based video signal processing," Proceedings of International Symposium on Circuits and Systems (ISCAS), pp.353-356, May, 2004.
  11. T. Y. Sung, Y. S. Shieh, C. W Yu, and H, C. Hsin, "High-Efficiency and Low Power Architectures for 2-D DCT and IDCT Based on CORDIC Rotation," Proceedings of International Conference on Parallel and Distributed Computing, Applications, and Technologies (PDCAT), pp.191-196, Dec., 2006.
  12. J. W. Chen, K. Hung, J. S. Wang, and J. I. Guo, "A Performance Aware IP Core Design for Multimode Transform Coding Using Scalable-DA Algorithm," Proceedings of International Symposium on Circuits and Systems (ISCAS), pp.21-24, May, 2006.
  13. Y.K. Lai, Y.F. Lai, "A reconfigurable IDCT architecture for universal video decoders", IEEE Transactions on Consumer Electronics, Vol.56, No.3, pp.1872-1879, Aug., 2010. https://doi.org/10.1109/TCE.2010.5606340

Cited by

  1. Design of Low-Area HEVC Core Transform Architecture vol.17, pp.2, 2013, https://doi.org/10.7471/ikeee.2013.17.2.119
  2. Unified transform architecture for AVC, AVS, VC-1 and HEVC high-performance codecs vol.2014, pp.1, 2014, https://doi.org/10.1186/1687-6180-2014-108
  3. Efficient Integer DCT Architectures for HEVC vol.24, pp.1, 2014, https://doi.org/10.1109/TCSVT.2013.2276862
  4. A low energy HEVC inverse transform hardware vol.60, pp.4, 2014, https://doi.org/10.1109/TCE.2014.7027352
  5. Improved 8-Point Approximate DCT for Image and Video Compression Requiring Only 14 Additions vol.61, pp.6, 2014, https://doi.org/10.1109/TCSI.2013.2295022
  6. A Low-Cost VLSI Architecture of Multiple-Size IDCT for H.265/HEVC vol.E97.A, pp.12, 2014, https://doi.org/10.1587/transfun.E97.A.2467
  7. Low-Power VLSI Architectures for DCT\/DWT: Precision vs Approximation for HD Video, Biomedical, and Smart Antenna Applications vol.15, pp.1, 2015, https://doi.org/10.1109/MCAS.2014.2385553
  8. 16×16 HEVC Inverse Core Transform Architecture Using Multiplier Reuse vol.19, pp.3, 2015, https://doi.org/10.7471/ikeee.2015.19.3.378
  9. Flexible Architecture Design for H.265/HEVC Inverse Transform vol.34, pp.6, 2015, https://doi.org/10.1007/s00034-014-9933-z
  10. A multiplierless pruned DCT-like transformation for image and video compression that requires ten additions only vol.12, pp.2, 2016, https://doi.org/10.1007/s11554-015-0492-8
  11. Energy-Efficient 8-Point DCT Approximations: Theory and Hardware Architectures vol.35, pp.11, 2016, https://doi.org/10.1007/s00034-015-0233-z
  12. A Low-Power VLSI Architecture for HEVC De-Quantization and Inverse Transform vol.E99.A, pp.12, 2016, https://doi.org/10.1587/transfun.E99.A.2375
  13. High-throughput IDCT architecture for high-efficiency video coding (HEVC) vol.45, pp.12, 2017, https://doi.org/10.1002/cta.2376
  14. Integer Inverse Transform Structure Based on Matrix for VP9 Decoder vol.53, pp.4, 2016, https://doi.org/10.5573/ieie.2016.53.4.106
  15. Low-complexity 8-point DCT approximation based on angle similarity for image and video coding pp.1573-0824, 2018, https://doi.org/10.1007/s11045-018-0601-5