References
- Y. Ein-Eli and D. Starosvetsky, "Review on copper chemicalmechanical polishing (CMP) and post-CMP cleaning in ultra large system integrated (ULSI)-An electrochemical perspective", Electrochimica Acta, 52, 1825 (2007). https://doi.org/10.1016/j.electacta.2006.07.039
- S. Balakumar, X. T. Chen, Y. W. Chen, T. Selvaraj, B. F. Lin, R. Kumar, T. Hara, M. Fujimoto and Y. Shimura, "Peeling and delamination in Cu/SilK process during Cu-CMP", Thin Solid Films, 462/463, 161 (2004). https://doi.org/10.1016/j.tsf.2004.05.090
- F. Zhao, L. Economikos, W. Tseng, H-k Kim, E. Engbrecht, T. E. Standaert, J. H. Li, W. P. Liu, M. Chae, L. M. Nicholson and S. Sankaran, "Evaluation of Cu CMP Barrier Slurries for Ultra Low-k dielectric film (k-2.4) for 45nm technology", Proc. International Conference on Planarization/CMP Technology, Oct. 25 -27 (2007).
- J. Vaes, F. Sinap, J. L. Hernandez, G. Santoro, O. Nguyen and J. Wang, "CMP of a Ru based layer in an advanced Cu lowk stack", Proc. International Conference on Planarization/ CMP Technology, Oct. 25 -27 (2007).
- K. Gottfried, I. Schubert, S. E. Schulz and T. Gessner, "Cu/ barrier CMP on porous low-k based interconnect schemes", Microelectronic Engineering, 83, 2218 (2006). https://doi.org/10.1016/j.mee.2006.10.007
- 박점용, 홍의관, 엄대홍, 박진구, "The effects of additives in Cu CMP slurry on polishing" Proc. 2001 KMEPS Fall Technology Symposium, 230 (2001)
- W. Wu, H.-J. Wu, G. Dixit, R. Shaviv, M. Gao, T. Mountsier, G. Harm, A. Dulkin, N. Fuchigami, S. K. Kailasam, E. Klawuhn and R. H. Havemann, "Ti-based Barrier for Cu Interconnect Applications", IEEE IITC, 202 (2008).
- V. Nguyen, H. VanKranenburg and P. Woerleea, "Dependency of dishing on polish time and slurry chemistry in Cu CMP", Microelectronic Engineering, 50, 403 (2000). https://doi.org/10.1016/S0167-9317(99)00308-1
- C. H. Seah, G. Z. You, S. R. Wang, C. Y. Li and R. Kumar, "Impact of electroplated copper thickness on copper CMP and Cu/CoralTM BEOL integration", Microelectronic Engineering, 81, 66 (2005). https://doi.org/10.1016/j.mee.2005.03.040
- J. M. Park, Y. Kim, S. D. Kim, J. W. Kim and Y. B. Park, "Wet Etching Characteristics of Cu Surface for Cu-Cu Pattern Direct Bonds", J. Microelectron. Packag. Soc., 19(1), 39 (2012). https://doi.org/10.6117/kmeps.2012.19.1.039
- Y. J. Kang, D. H. Eom, J. H. Song and J. G. Park, "The Effect of pH adjustor in Cu Slurry on Cu CMP", PacRim-CMP, 197 (2004).
- S. G. Kang, Y. Kim, J. Lee, E. Kim, S. Kim and S. E. Kim, "Fabrication and Reliability of Wafer Level Cu-to-Cu Bonding for 3D Integration", IUMRS_ICA, P0807 (2011).
Cited by
- Development of Cu CMP process for Cu-to-Cu wafer stacking vol.20, pp.4, 2013, https://doi.org/10.6117/kmeps.2013.20.4.081
- Wafer Level Bonding Technology for 3D Stacked IC vol.20, pp.1, 2013, https://doi.org/10.6117/kmeps.2013.20.1.007
- Raman Spectroscopy Analysis of Inter Metallic Dielectric Characteristics in IC Device vol.23, pp.4, 2016, https://doi.org/10.6117/kmeps.2016.23.4.019
- Wafer level Cu–Cu direct bonding for 3D integration vol.137, 2015, https://doi.org/10.1016/j.mee.2014.12.012
- Cu-Filling Behavior in TSV with Positions in Wafer Level vol.21, pp.4, 2014, https://doi.org/10.6117/kmeps.2014.21.4.091
- Cu/SiO2CMP Process for Wafer Level Cu Bonding vol.20, pp.2, 2013, https://doi.org/10.6117/kmeps.2013.20.2.047
- Study of micro flip-chip process using ABL bumps vol.21, pp.2, 2014, https://doi.org/10.6117/kmeps.2014.21.2.037