Failure Analysis and Solution of ESD for Amplifier Used in Telecommunication

통신용 증폭기의 ESD 고장분석과 대책

  • Hwang, Soon-Mi (Reliability Technology Research Center, Korea Electronic Technology Institute) ;
  • Jung, Young-Baek (Reliability Technology Research Center, Korea Electronic Technology Institute) ;
  • Kim, Chul-Hee (Reliability Technology Research Center, Korea Electronic Technology Institute) ;
  • Lee, Kwan-Hoon (Reliability Technology Research Center, Korea Electronic Technology Institute)
  • 황순미 (전자부품연구원 신뢰성연구센터) ;
  • 정용백 (전자부품연구원 신뢰성연구센터) ;
  • 김철희 (전자부품연구원 신뢰성연구센터) ;
  • 이관훈 (전자부품연구원 신뢰성연구센터)
  • Received : 2011.07.28
  • Accepted : 2011.09.17
  • Published : 2011.09.25

Abstract

Low-noise amplifier(LNA) is a component that amplifies the signal while lowering the noise figure of high-frequency signal. LNA holds a very important position in RF system so that it is widely used for telecommunication. Electro static discharge(ESD) is the most common cause of malfunction for low-powered components, such as Large Scale Integration and IC type LNA is weak in ESD. This thesis studies static effect of communication LNA. It analyzes ESD effect, which occurs within LNA circuit, and describes testing standard and methods. In order to find out LNA's susceptiblity to electro static, two well-recognized communication IC type LNA models were selected to be tested. Then static-induced malfunction was carefully analyzed and it suggests architectural problem and improvement from the LNA's ESD point of view.

Keywords

References

  1. 정전기 방전에 의한 전자계 복사의 특성 해석, 전자공학회논문지, 제 34권 D편 제 12호, 1997년 12.
  2. T. Green, "A Review of EOS/ESD Field Failure in Military Equipment", Proc. 10th EOS/ESD symposium, 1998.
  3. D.C. Wunsch, R.R. Bell, "Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse Voltages", Nuclear and Plasma Sciences Society, vol.15, pp.244, 12, Nov., 1968.
  4. James E. Vinson, Juin J. Liou, "Electrostatic Discharge in Semiconductor Devices", Proc. of IEEE, vol. 86, pp.399-420, 1998. https://doi.org/10.1109/5.659493
  5. S. U. Kim., "ESD Induced Gate Oxide Damage During Wafer Fabrication Process", EOS/ESD symposium, Vol. EOS-14, pp. 99 - 105, 1992.
  6. R. G. Chemelli, B. A. Unger, "ESD by Static Induction", EOS/ESD symposium, Vol. EOS-5, pp. 29 - 36, 1983.
  7. C. Diaz, S. M. Kang, C. Duvury, "Tutorial Electrical Overstress and Electrostatic Discharge", IEEE Trans., Vol. 44, pp. 2 - 5, 1995.
  8. Schreier L.A., "Electrostatic Damage Susceptibility of Semiconductor Devices", Reliability Physics Symposium, pp.151, April, 1978.
  9. Lacrampe N., Caignet F., Bafleur M., Nolhier,N., Mauran N., "Characterization and modeling methodology for IC's ESD susceptibility at system level using VF-TLP tester", 29th Electrical Overstress/Electrostatic Discharge Symposium, pp.1, 16-21, Sep., 2007.
  10. Amerasekera A., Abeelen W., Roozendaal L., Hannemann M., Schofield P., "ESD failure modes: characteristics mechanisms, and process influences", IEEE Transactions on Electron Devices, vol.39, pp.430, Feb., 1992. https://doi.org/10.1109/16.121703
  11. Polgreen T.L., Chatterjee A., "Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow", IEEE Transactions on Electron Devices, vol.39, pp.379, Feb., 1992. https://doi.org/10.1109/16.121697
  12. IEC 61000-4-2 ; Electromagnetic Compatibility(EMC) Test ; ESD(Electro-Static Discharge) Test, 2001.