References
- Nimrod Megiddo, Dharmendra Modha, "ARC: A Self -Tuning, Low Overhead Replacement Cache", Proc. 2nd USENIX Conference on File and Storage Techn ologies (FAST 03), 2003
- Song Jiang, Xiaodong Zhang, "LIRS: an efficient low inter-reference recency set replacement policy to im prove buffer cache performance" , ACM SIGMETRI CS Performance Evaluation Review archive Vol. 30, No 1, pp. 31-42, 2002 https://doi.org/10.1145/511399.511340
- Chanik Park, Jeong-Uk Kang, Seon-Yeong Park, Jin -Soo Kim, "Energy-aware demand paging on NAN D flash-based embedded storages", Proc. of the 200 4 Intl. Symposium on Low Power Electronics and Design, pp 338 - 343, 2004.
- Hoyoung Jung, Hyoki Shim, Sungmin Park, Sooyong Kang, Jaehyuk Cha, "LRU-WSR: Integration of LIR S and Writes Sequence Reordering for Flash Memor y", IEEE Trans. Consumer Electron., Vol. 54, No. 3, pp. 1215-1223, 2008. https://doi.org/10.1109/TCE.2008.4637609
- Heesung Jo, Jin-Soo Kim et al., "FAB: Flash-Aware Buffer Management Policy for Portable Media Playe rs", IEEE Trans. Consumer Electron., Vol. 52, No. 2, pp. 485-493, May. 2006. https://doi.org/10.1109/TCE.2006.1649669
- Sungmin Park,Hoyoung Jung, Hyoki Shim,Sooyong Kang, Jaehyuk Cha, "Using Non-Volatile RAM as a Write Buffer for NAND Flash Memory-based Sto rage Devices", 2008 IEEE International Symposium on Modeling, Analysis & Simulation of Computer & Telecommunication Systems, MASCOTS, Sep., 2008
- Intel, "Understanding the Flash Translation Layer (FTL)Specification", White Paper, http://www.emb eddedfreebsd.org/Documents/Intel-FTL.pdf, 1998
-
Intel
${\circledR}$ X25-E SATA Solid State Drive SSDSA2SH0 32G1 Advance Product Manual, http://download.intel.com/design/flash/nand/extreme/ extreme-sata-ssd-datasheet.pdf - Ali R. Butt, Chris Gniady, Y. Charlie Hu, "The Perfor mance Impact of Kernel Prefetching on Buffer Cach e Replacement Algorithms", Proc. of the 2005 ACM SIGMETRICS intl. conference on Measurement and modeling of computer systems, pp. 157-168, 2005
- A. Sliberschantz et al, "Operating System Concept s", 6th ed., John Wiley & Sons, Inc. 2004
- Jim Gray and Fransco Putzolu, " The Five Minutes Rule for Trading Memory for Disk Accesses and The 10 Byte Rule for Trading Memory for CPU Time," Proc. ACM SIGMOD, pp. 395-398, 1987
- Dongyoung Seo, Dongkun Shin, "Recently-Evicted -First Buffer Replacement Policy for Flash Storage Devices," IEEE Trans. Consumer Electron., Vol. 54, No. 3, pp. 1228-1235, Aug. 2008 https://doi.org/10.1109/TCE.2008.4637611
- Hyojun Kim and Seongjun Ahn, "BPLRU: A Buffer Management Scheme for Improving Random Write s in Flash Storage", Proc. FAST '08 pp. 239-252 , 2008
- Jesung Kim, Jong Min Kim, Sam H. Noh, Sang Lyul Min and Yookun Cho, "A Space-Efficient Flash Tra nslation Layer for Compactflash systems", IEEE Trans. Consumer Electron., Vol. 48, No. 2, pp. 366-375, May, 2002. https://doi.org/10.1109/TCE.2002.1010143
- Song Jiang, Xiaoning Ding, Feng Chen, Enhua Tan, Xiaodong Zhang, "DULO: an Effective Buffer Cach e Management Scheme to Exploit both Temporal and Spatial Locality", Proc. FAST'05, Dec., 2005.
- Philip E. Brunelle et al, "Demand allocation of read/ write buffer partitions favoring sequential read cach e", U.S. Patent 5,381,528, Oct., 1992
- Binny S. Gill and Dharmendra S. Modha, "WOW: Wise Ordering for Writes - Combining Spatial and Temporal Locality in Non-Volatile Caches ," Proc. FAST'05 pp. 129-142, 2005
- Ali R. Butt, Chris Gniady, Y. Charlie Hu, "The Perfo rmance Impact of Kernel Prefetching on Buffer Cac he Replacement Algorithms", Proc. of 2005 ACM SIGMETRICS intl. conference on Measurement and modeling of computer systems, pp. 157-168, 2005
- Suman Nath, Aman Kansal, "FlashDB: Dynamic Se lf-tuning Database for NAND Flash", Microsoft white paper, MSR-TR-2006-168, 2006
- A. Kawaguchi, S. Nishioka, "H. Motoda, A Flash Memory Based File System", Proc. of the USENIX Technical Conference, 1995
- M. L. Chiang, C. H. Paul, R. C. Chang, "Manage flash memory in personal communicate devices", Pr oc. of IEEE Intl. Symposium on Consumer Electroni cs, 1997
- Eran Gal, Sivan Toledo, "Mapping Structures for Flash Memories: Techniques and Open Problems", Proc. of the IEEE Intl. Conference on Software-Science, Technology and Engineering (2005)
- Donghee Lee, Jongmoo Choi et al., "LRFU: A Spectr um of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies", IEEE Transactions on Computers, Vol. 50, No. 12, Dec, 2001
- Theodore Johnson, Dennis Shasha, "2Q: A Low Ove rhead High Performance Buffer Management Repla cement Algorithm", Proc. of the 20th Intl. Conference on Very Large Databases
- S. Jiang, F. Chen and X. Zhang, "CLOCK-Pro: An Effective Improvement of the CLOCK Replacement", Proc. Of USENIX '05, Apr., 2005.
- E. J. O'Neil, P. E. O'Neil, and G.Weikum, "The LRU -K Page Replacement Algorithm for Database Disk Buffering" , Proc. of SIGMOD '93, 1993.
Cited by
- A Design for File Access in Storage Class Memory-based Computer Systems vol.14, pp.2, 2013, https://doi.org/10.9728/dcs.2013.14.2.247
- Efficient Metadata Management Scheme in NAND Flash based Storage Device vol.16, pp.4, 2015, https://doi.org/10.9728/dcs.2015.16.4.535
- Considerations for Designing an Integrated Write Buffer Management Scheme for NAND-based Solid State Drives vol.14, pp.2, 2013, https://doi.org/10.9728/dcs.2013.14.2.215