Journal of the Institute of Electronics Engineers of Korea TC (대한전자공학회논문지TC)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of a PLL Frequency Synthesizer for RSSI Applications Using Phase Noise Analysis

위상잡음 해석을 이용한 RSSI용 PLL 주파수합성기 설계

  • Received : 2011.08.30
  • Published : 2011.12.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a PLL frequency synthesizer for RSSI applications is designed by phase noise analysis. Required synthesizer performance is achieved by optimizing the noise performance of PLL components and a loop transfer function, since its phase noise, lock time, and spur suppression capability are determined by the performance of loop components and loop filter characteristics. As an application example, a PLL frequency synthesizer for RSSI applications, which operates at the frequency of 2.288GHz, is designed using the phase noise analysis. The validity of the design technique is proved by experiments.

본 논문에서는 위상잡음 해석을 이용하여 RSSI(receiver signal strength indicator)용 PLL 주파수 합성기를 설계한다. PLL의 위상잡음, 잠금시간(lock time) 및 스퍼(spur) 억제 능력은 루프 요소의 성능과 루프 필터에 의하여 결정되므로, 합성기의 요구 성능은 PLL 요소의 잡음 성능과 루프 전달함수를 최적화함으로써 구할 수 있다. 이의 응용 예로써, 2.288GHz에서 동작하는 RSSI용 PLL 주파수 합성기를 위상잡음 해석을 이용하여 설계하며, 실험을 통하여 설계의 타당성을 입증한다.

Keywords

References

  1. V. Valenta, et al., "Phase noise analysis of PLL based frequency synthesizers for multi-radio mobile terminal," in Proc. of the Third Int. Conf. on Cognitive Radio Oriented Wireless Networks and Communications, pp. 15-17, Singapore, May 2008.
  2. C. S. Vaucher, "An adaptive PLL tuning system architecture combining high spectral purity and fast settling time," IEEE J. of Solid State Circuits, Vol. 35, pp. 490-502, April 2000. https://doi.org/10.1109/4.839909
  3. J. Maneatis, "Low-jitter process- independent DLL and PLL based on self-biased techniques," IEEE J. of Solid State Circuits, Vol. 31, pp. 1723-1732, Nov. 1996. https://doi.org/10.1109/JSSC.1996.542317
  4. J. Lee and B. Kim, "A low noise fast-lock phase-locked loop with adaptive bandwidth control," IEEE J. of Solid State Circuits, Vol. 35, pp. 1137-1145, Aug. 2000.
  5. 정 태식 외 4인, "GHz급 charge-pump PLL 응용을 위한 루프 필터 설계," 전자공학회논문지, 제34권 C편, 제11호, 926-935쪽, 1997년 11월
  6. X. Gai, et al., "A PLL with ultra low phase noise for millimeter wave applications," in Proc. of the 40th European Microwave Conf., pp. 69-72, Paris, France, Sept. 2010.
  7. A. Brillant, "Understanding phase-locked DRO design aspects," Microwave J., Vol. 42, pp.22-42, Sept. 1999.
  8. A. Mehrotra, "Noise analysis of phase-locked loops," IEEE Trans. Circuits and Systems, Vol. 49, pp. 1309-1316, Sept. 2002. https://doi.org/10.1109/TCSI.2002.802347
  9. D. Banerjee, PLL Performance, Simulation, and Design, 3rd Ed., 2003.
  10. J. Blake, "Design of wideband frequency synthesizers," RF Design, Vol. 11, pp. 26-32, May 1988.
  11. L. Lascari, "Accurate phase noise prediction in PLL synthesizers," Applied Microwave & Wireless, Vol. 35, pp. 30-38, May 2000.
  12. W. Keese, "An analysis and performance evaluation of passive filter design technique for charge pump PLL's," National Semiconductor Application Note AN-1001, July 2001.