전자공학회논문지 IE

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

다파장 IR-heater를 이용한 재작업 장치 설계

Design of Rework Device using Multi-wave IR-heater

  • 조도현 (인하공업대학 디지털전자과)
  • 발행 : 2010.03.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 다파장 IR-heater를 이용하여 전자부품을 솔더령 하거나 또는 회로기판으로부터 분리를 하는 전자회로기판 수리장치에 관한 설계를 다룬다. 이 IR 수리 장치는 IR-heater를 이용하여 납땜의 용융온도 설정에 따라 안정한 온도 제어 아래 목표 영역의 온도를 중가시킨다. 이렇게 설계된 시스템은 PCB와 실장된 소자에 어떠한 열 손상을 주지 않는다. 그 성능융 실험을 통해 평가한다.

This research is the result for studding about the IR Rework station which is using a multi-wave IR-heater for soldering and de-soldering on the substrate such as PCB. This IR repair and reflow system is increasing the temperature on the target area under stable temperature control following setting point melting point of solder and lead free solder using IR-heater. So this system is not giving any therrna1 damage on the target PCB and components even closed components. The soldering and de-soldering quality is evaluated through the actual test.

키워드

참고문헌

  1. Suhir E., "The future of microelectronics and photonics and the role of mechanics and materials", ASME J Electron Packag 120, pp. 1-11, 1998. https://doi.org/10.1115/1.2792280
  2. Chiang KN, Liu ZN, Peng CT, "Parametric reliability analysis of no-underfill flip chip package", IEEE Trans Comp Packag Technol, pp. 635.-640, 2001.
  3. Sawada Y, Harada K, Fujioka H., "Study of package warp behavior for high-performance flip-chip BGA", Microelectron Reliab, pp. 465-471, 2003.
  4. Rzepka S, Korhonen MA, Meusel E, Li CY, "The effect of underfill and underfill delamination on the thermal stress in flip-chip solder joints", ASME J Electron Packag, pp. 342–348, 1998.
  5. Madenci E, Shkarayev S, Mahajan R., "Potential failure sites in a flip-chip package with and without underfill", ASME J Electron Packag, pp. 336-341, 1998.
  6. Stiteler MR, Ume IC, Leutz B., "In-process board warpage measurement in a lab scale wave soldering oven", IEEE Trans Comp Packag Manufact Technol-Part A, pp. 562-569, 1996.
  7. Liu S, Mei Y., "Behaviors of delaminated plastic IC packages subjected to encapsulation cooling, moisture absorption and wave soldering", IEEE Trans Comp Packag Manufact Technol-Part A, pp. 634-645, 1995.
  8. Sasaki K, Yanagimoto A, Ishikawa H., "Effect of lead and lead-free solders on bend of substrate", Proceedings of advanced technology in experimental mechanics ATEM03, OS10W0040, 2003.
  9. Driel WD, Zhang GQ, Janssen JHJ, Ernst LJ, Su F, Chian KS, et al., "Prediction and verification of process induced warpage of electronic packages", Microelectron Reliab, pp. 765-774, 2003.
  10. McCluskey, R. Munamarty, M. Pecht, "Popcrning in PBGA Packages During IR Reflow Soldering", Microelectronics International, vol. 14 Issue 1, pp 20-23, 1997. https://doi.org/10.1108/13565369710800439
  11. 氏家 一夫, "表面實裝型 IC.LSI パッケージの取外し方法及びこれに用いる取外し治具", 日本特許 特開平8-46351, 1996.2.16
  12. 松本 清, "光空間伝送装置および 光空間伝送 システム", 日本特許 特開2002-164646, 2002.6.7
  13. 松本 清, "電子部品のハンダ付け、取り外し裝置", 日本特許 特開2006-294958, 2006.10.26