References
- Carver Mead and Lynn Conway, "Introduction to VLSI systems", Addison Wesley press, 1979
- Ivan E. Sutherland, and Robert F. Sproull, "Logical Effort: Designing for Speed on the Back of an Envelope", IEEE Adv. Research in VLSI, MIT Press, 1991.
- Ivan Sutherland, Bob Sproull, and David Harris, "“Logical Effort: Designing Fast CMOS Circuits", Morgan Kaufmann Pub., 1999.
- Jo Ebergen, Jonathan Gainsley, and Paul Cunningham, "Transistor Sizing: How to Control the Speed and Energy Consumption of a Circuit", Proceedings International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press, 2004.
- B. Lasbouygues, S. Engels, R. Wilson, P. Maurine, N. Azemard, and D. Auvergne, "Logical Effort model extension to propagation delay representation, "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 9, pp. 1677-1684, September 2006. https://doi.org/10.1109/TCAD.2005.857400
- Chun-Hui Wu, Shun-Hua Lin, Herming Chiueh, "Logical Effort model extension with temperature and voltage variation", Thermal Investigation of ICs and Systems, 2008.
- Haile Yu, Yuk Hei Chan and Leong, P., "FPGA interconnect design using logical effort" Field Programmable Logic and Applications, 2008.
- Seung-ho Lee, Jong-kwon Chang, "An Enhanced Transistor Sizing Technique in a Logical Path Considering Efficient Energy Consumption.",The 3rd International Conference on Ubiquitous Information Technologies & Applications, December 2008.
- Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits, A Design Perspective", Second Edition, Prentice Hall, 2003.
- Neil H.E. Weste and David Harris, "CMOS VLSI Design: A Circuits and Systems Perspective", Addison Wesley, 3rd edition, 2005.
Cited by
- Gate Sizing Of Multiple-paths Circuit vol.2, pp.3, 2013, https://doi.org/10.3745/KTCCS.2013.2.3.103