References
- M. Keating, D. Flynn, R. Aitken, A. Gibbons, and K. Shi, Low Power Methodology Manual: For System-on-Chip Design. Springer, 2007.
- G. Magklis, G. Semeraro, D. H. Albonesi, S. G. Dropsho, S. Dwarkadas, and M. L. Scott, “Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor,” IEEE Micor, Vol.23, No.6, pp.62-68, 2003. https://doi.org/10.1109/MM.2003.1261388
- G. Semeraro, G. Magklis, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, and M. L. Scott, “Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling,” in Proc. International Symposium on High-Performance Computer Architecture, 2002, pp.29-40.
- V. Kursun and E. G. Friedman, Multi-voltage CMOS Circuit Design. Wiley, 2006.
- Gated clock conversion with Synplicity’s synthesis products, Synplicity Inc. Application Note, Jul., 2003.
- Synthesis and Simulation Design Guide, Xilinx Inc., 2008.
- W. Chong, M. Hariyama, and M. Kameyama, “Low-Power Field-Programmable VLSI Using Multiple Supply Voltages,” IEICE transactions on fundamentals of electronics, communications and computer sciences, Vol.88, No.12, pp.3298-3305, 2005.
- S. Ishihara, Z. Xia, M. Hariyama, and M. Kameyama, “Architecture of a Low-Power FPGA Based on Self-Adaptive Voltage Control,” in Proc. International SoC Design Conference (ISOCC), 2009, pp.274-277.
- M. Hariyama, S. Ishihara, , and M. Kameyama, “A Low-Power Field-Programmable VLSI Based on a Fine-Grained Power-Gating Scheme,” in Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Aug., 2008, pp.430-433.
- S. Ishihara, M. Hariyama, and M. Kameyama, “A Low-Power FPGA Based on Autonomous Fine-Grain Power-Gating,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), Jan., 2009, pp.119-120.
- K. Maheswaran and V. Akella, “PGA-STC: programmable gate array for implementing selftimed circuits,” International Journal of Electronics, Vol.84, No.3, pp.255-267, 1998. https://doi.org/10.1080/002072198134823
- R. Payne, “Asynchronous FPGA Architectures,” IEE Computers and Digital Techniques, Vol.143, No.5, 1996.
- J. Teifel and R. Manohar, “An asynchronous dataflow FPGA architecture,” IEEE Transactions on Computers, Vol.53, No.11, pp.1376-1392, 2004. https://doi.org/10.1109/TC.2004.88
- M. Hariyama, S. Ishihara, C. C. Wei, and M. Kameyama, “A Field-Programmable VLSI Based on an Asynchronous Bit-Serial Architecture,” in Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC), Nov., 2007, pp.380-383.
- M. Hariyama, S. Ishihara, and M. Kameyama, “Evaluation of a Field-Programmable VLSI Based on an Asynchronous Bit-Serial Architecture,” IEICE Trans. Electron, Vol. E91-C, No.9, pp.1419-1426, 2008. https://doi.org/10.1093/ietele/e91-c.9.1419
- S. Ishihara, Y. Komatsu, M. Hariyama, and M. Kameyama, “An Asynchronous Field-Programmable VLSI Using LEDR/4-Phase-Dual-Rail Protocol Converters,” in Proceedings of International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), 2009, pp.145-150.
- J. Sparsø and S. Furber, Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, 2001.
- T. Kuroda and M. Hamada, “Low-Power CMOS Digital Design with Dual Embedded Adaptive Power Supplies,” IEEE Journal of Solid-State Circuits, Vol.35, No.4, pp.652-655, 2000. https://doi.org/10.1109/4.839927
Cited by
- Design of High-Performance Asynchronous Pipeline Using Synchronizing Logic Gates vol.E95.C, pp.8, 2012, https://doi.org/10.1587/transele.E95.C.1434
- Adaptive Voltage Scaling with In-Situ Detectors in Commercial FPGAs vol.64, pp.1, 2015, https://doi.org/10.1109/TC.2014.2365963