JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Library-based Mapping of Application to Reconfigurable Array Architecture

  • Received : 2009.08.23
  • Published : 2009.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

Reconfigurable array architecture is recently attracting much attention. It is a flexible hardware architecture, which can dynamically change its configuration to execute various functions while maintainning high performance. However, pursuing flexibility and performance at the same time leads to complexity, thereby makes the mapping of applications a difficult process. There have been attempts to use compiler or high level synthesis techniques to solve the problem. In this paper, we propose yet another method, which uses libraries for the mapping to provide an abstracttion of the internal structure and at the same time to reduce the development time and efforts through the automated process. We have selected a JPEG decoder as an example to apply the proposed method. As a result, we obtained about 20% less performance compared to manual mapping but development time is dramatically reduced to less than 1%.

Keywords

References

  1. B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins, "DRESC: a retargetable compiler for coarse-grained reconfigurable architectures," in Proc. ICFPT, 2002
  2. J. Lee, K. Choi, and N.D. Dutt, "An algorithm for mapping loops onto coarse-grained reconfigurable architectures," in Proc. ACM Workshop on Languages, Compilers, Tools for Embedded Systems, pp.183-188, Jun. 2003 https://doi.org/10.1145/780732.780758
  3. J. Lee, K. Choi, and N.D. Dutt, "Compilation approach for coarse-grained reconfigurable architectures," IEEE Design & Test of Computers, vol. 20, pp. 26-33, Jan./Feb. 2003 https://doi.org/10.1109/MDT.2003.1173050
  4. M. Ahn, J. W. Yoon, Y. Paek, Y. Kim, M. Kiemb, and K. Choi, "A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures," in Proc. Design, Automation and Test in Europe, pp. 363-368, Mar. 2006 https://doi.org/10.1109/DATE.2006.243737
  5. T. Toi, N. Nakamura, Y. Kato, T. Awashima, K. Wakabayashi, and L. Jing, "High-level synthesis challenges and solutions for a dynamically reconfigurable processor," in Proc. ICCAD, Nov. 2006 https://doi.org/10.1109/ICCAD.2006.320016
  6. G. Lee, S. Lee, and K. Choi, "Automatic mapping of application to coarse-grained reconfigurable architecture based on high-level synthesis techniques," in Proc. ISOCC, 2008 https://doi.org/10.1109/SOCDC.2008.4815655
  7. M. Jo, V.K.P. Arava, H. Yang, and K. Choi, "Implementation of floating-point operations for 3D graphics on a coarse-grained reconfigurable architecture," in Proc. IEEE International SOC Conference, pp.127-130, Sep. 2007 https://doi.org/10.1109/SOCC.2007.4545442
  8. W.-H. Chen, C.H. Smith, and S.C. Fralick, "A fast computational algorithm for the discrete cosine transform," IEEE Trans. on Communications, vol. COM-25, pp. 1004–1009, Sep. 1977