Journal of Korea Society of Digital Industry and Information Management (디지털산업정보학회논문지)
- Volume 5 Issue 3
- /
- Pages.69-75
- /
- 2009
- /
- 1738-6667(pISSN)
- /
- 2713-9018(eISSN)
DOI QR Code
A Study of CPLD Low Power Algorithm using Reduce Glitch Power Consumption
글리치 전력소모 감소를 이용한 CPLD 저전력 알고리즘 연구
- 허화라 (송호대학 컴퓨터정보과)
- Received : 2009.08.04
- Accepted : 2009.08.30
- Published : 2009.09.30
Abstract
In this paper, we proposed CPLD low power algorithm using reduce glitch power consumption. Proposed algorithm generated a feasible cluster by circuit partition considering the CLB condition within CPLD. Glitch removal process using delay buffer insertion method for feasible cluster. Also, glitch removal process using same method between feasible clusters. The proposed method is examined by using benchmarks in SIS, it compared power consumption to a CLB-based CPLD low power technology mapping algorithm for trade-off and a low power circuit design using selective glitch removal method. The experiments results show reduction in the power consumption by 15% comparing with that of and 6% comparing with that of.