DOI QR코드

DOI QR Code

Improvement of Gain and Frequency Characteristics of the CMOS Low-voltage Current-mode Integrator

CMOS 저전압 전류모드 적분기의 이득 및 주파수 특성 개선

  • Ryu, In-Ho (Dept. of IT Applied System Engineering. Chonbuk National University) ;
  • Song, Je-Ho (Dept. of IT Applied System Engineering. Chonbuk National University) ;
  • Bang, Jun-Ho (Dept. of IT Applied System Engineering. Chonbuk National University)
  • 유인호 (전북대학교 IT응용시스템공학과) ;
  • 송제호 (전북대학교 IT응용시스템공학과) ;
  • 방준호 (전북대학교 IT응용시스템공학과)
  • Published : 2009.12.31

Abstract

In this paper, A CMOS low-voltage current mode integrator is designed. The designed current-mode integrator is based on linear cascode circuit that is newly proposed in this paper. When it is compared with gain(43.7dB) and unity gain frequency(15.2MHz) of the typical current-mirror type current-mode integrator, the proposed linear cascode current-mode integrator achieves high current gain(47.8dB) and unity gain frequency(27.8MHz). And a 5th Chebyshev current-mode filter with 7.03MHz cutoff frequency is designed. The designed all circuits are simulated by HSPICE using 1.8V-$0.18{\mu}m$ CMOS technology.

본 논문에서는 이득 및 주파수 특성이 개선된 CMOS 저전압 전류모드 적분기가 설계되었다. 설계된 전류모드 적분기는 본 논문에서 새롭게 제안한 선형 캐스코드 회로를 기본으로 구성되었다. 제안된 전류모드 적분기는 기존의 전류미러형 전류모드 적분기의 이득(43.7dB) 및 단위이득주파수(15.2MHz) 비해서 높은 전류이득(47.8dB) 및 단위 이득 주파수(27.8MHz)의 특성을 얻을 수 있었다. 제안된 전류모드 적분기의 응용회로로써 차단주파수 7.03MHz를 갖는 5차 체비세프 저역통과 필터를 설계하였다. 설계된 모든 회로들은 1.8V-$0.18{\mu}m$ CMOS 공정파라메터로써 HSPICE를 이용하여 시뮬레이션되었다.

Keywords

References

  1. 김병욱, 방준호, 조성익, 최석우, 김동용, "WCDMA 베이스밴드단전류모드 아날로그 필터 설계," 대한전기학회논문지, 57권, 3호, pp. 255-259, Sep. 2008.
  2. 김병욱, 방준호, 조성익, 최석우, 김동용, "전류모드 적분기를 이용한 듀얼 모드 기저대역 필터 설계," 대한전기학회논문지, 57권, 3호, pp. 260-264, Sep. 2008.
  3. C. Toumazou, F. J. Lidgey, and D. G. Haigh, "Analogue IC design : the current-mode approach," IEEE Circuits and systems series 2, Peter Peregrinus Ltd., on behalf of the Institution of Electrical Engineering, London, United Kingdom. 1993.
  4. P. Mandal and V. Visvanathan, "A self-biased high performance folded cascode Op-Amp", IEEE 10th International Conference on VLSI Design, pp.429-434, Jan., 1997. https://doi.org/10.1109/ICVD.1997.568171
  5. G. Ferri and N. C. Guerrini, "Low-Voltage Low-Power CMOS Current Conveyors", London Kluwer Academic Publishers, 2003.
  6. Y.S. Hwang, J. J. Chen, J.H. Lai and P.-W. Sheu "Fully differential current-mode third-order Butterworth VHF Gm-C filter in 0.18 lm CMOS" IEE Proc.-Circuits Devices Syst., Vol. 153, No. 6, December 2006 https://doi.org/10.1049/ip-cds:20060028
  7. S. S. Lee, R. H. Zele, D. J. Allstot, and G. Liang, "A continuous-time current-mode integrator," IEEE Trans. Circuits and Systems, vol 38, pp.1236-1238, Oct. 1991. https://doi.org/10.1109/31.97547
  8. R. H. Zele, D. J. Allstot, and T. S. Fiez, "Fully-differential CMOS current-mode circuits," in Proc. IEEE ISCAS, pp. 2411-2414. 1992. https://doi.org/10.1109/CICC.1991.164055
  9. S. S. Lee, R. H. Zele, D. J. Allstot and G. Liang,"CMOS Continuous-Time Current- Mode Filters for High-Frequency Applications," IEEE J. Solid-State Circuits, Vol. 28, No. 3, pp. 323-329, Mar. 1993. https://doi.org/10.1109/4.209999
  10. R. H. Zele and D. J. Allstot, "Low-Power CMOS Continuous-Time Filters," IEEE J. Solid-State Circuits, Vol. 31, No. 2, pp. 157-168, Feb. 1996. https://doi.org/10.1109/4.487992
  11. C. M. Chang, B. M. Al-Hashimi and J. N Ross, "Unified active filter biquad structures," IEE Proc. Circuits, Devices Syst., Vol. 151, No. 4, pp. 273-277. Aug. 2004. https://doi.org/10.1049/ip-cds:20040132
  12. K. Wing-Hung, "Signal Flow Graph Analysis of Feedback Amplifiers," IEEE Trans. on Circuits and Systems, Vol. 47, No. 6, pp. 926-933, Jun. 2000. https://doi.org/10.1109/81.852948
  13. J. Jussila, A. Parssinen, K. Halonen, "A Channel Selection Filter for a WCDMA Direct Conversion Receiver," in Proc. ESSCIRS, pp. 264-267, Sep. 2000.
  14. 정택원, 방준호, "자기바이어스 트랜스컨덕터를 이용한 RFID 리더용 CMOS 저전압 필터", 한국산학기술학회논문지, 10권, 7호, pp.1526- 1531, Jul. 2009 https://doi.org/10.5762/KAIS.2009.10.7.1526