참고문헌
- S. Radovanovic, A. Annema, and B. Nauta, "A 3-Gb/s Optical Detector in Standard CMOS for 850-nm Optical Communication," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1706-1717, Aug. 2005 https://doi.org/10.1109/JSSC.2005.852030
-
W. Chen and D. Lin, "A 90-dB
$\Omega$ 10-Gb/s Optical Receiver Analog Front-End in a 0.18-$\mu$ m CMOS Technology, " IEEE Trans. on VLSI Systems, vol. 15, no. 3, pp. 358-365, Mar. 2007 https://doi.org/10.1109/TVLSI.2007.893625 - C. Wu, C. Lee, W. Chen, and S. Liu, "CMOSWideband Amplifiers Using Multiple Inductive-Series Peaking Technique," IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 548-552, Feb. 2005 https://doi.org/10.1109/JSSC.2004.840979
- B. Analui and A. Hajimiri, "Bandwidth Enhancement for Transimpedance Amplifiers," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1263-1270, Aug. 2004 https://doi.org/10.1109/JSSC.2004.831783
- W. Chen and R. Gan, "1.8V, Variable Gain Transimpedance Amplifiers with Constant Damping Factor for Burst-Mode Optical Receiver," IEEE RFIC Symposium, 2005
- C. Y. Wang, C. S. Wang, and C. K. Wang, "An 18-mW Two-Stage CMOS Transimpedance Amplifier for 10 Gb/s Optical Application," IEEE ASSCC, Jeju, Korea, 2007
- J. N. Babanezhad, "A 3.3-V analog adaptive line-equalizer for fast ethernet data connection," in Proc. IEEE CICC, May 1998, pp. 343-346
-
G. P. Hartman, K. W. Martin, and A. Mclaren, "Continuous-time adaptive-analog coaxial cable equalizer in 0.5
$\mu$ m CMOS," in Proc. ISCAS, 1999, pp. 97-100 -
S. Galal and B. Razavi, "10-Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18-
$\mu$ m CMOS Technology," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2138-2146, 2003 https://doi.org/10.1109/JSSC.2003.818567 - E. Sacking and W. C. Fischer, "A 3-GHz 32-dB CMOS Limiting Amplifier for SONET OC-48 Receiver," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1884-1888, Dec. 2000 https://doi.org/10.1109/4.890301
-
K. Yoo, D. Lee, G. Han, S. Park, and S. W. Oh, "A 1.2V 5.2mW 40dB 2.5Gb/s Limiting Amplifier in0.18
$\mu$ m CMOS Using Negative Impedance Compensation," IEEE ISSCC, San Francisco, CA, USA, Feb. 2007, pp. 23-24 - W.-Z. Chen, Y.-L. Cheng, and D.-S. Lin, "A 1,8V, 10Gbps fully integrated CMOS optical receiver analog front end," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1388-1396, Jun. 2005 https://doi.org/10.1109/JSSC.2005.845970