Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Winner-Take-All Circuit with Offset Cancellation

옵셋이 제거된 승자 독점 회로

  • Kim, Dong-Soo (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Lee, In-Hee (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Han, Gun-Hee (Department of Electrical and Electronic Engineering, Yonsei University)
  • 김동수 (연세대학교 전기전자공학과) ;
  • 이인희 (연세대학교 전기전자공학과) ;
  • 한건희 (연세대학교 전기전자공학과)
  • Published : 2008.05.25
Download PDF
⟨ Previous Next ⟩

Abstract

The performance of an analog winner-take-all(WTA) circuit is affected by the corner error and the offset error. Despite the fact that the corner error can be reduced with large transconductance of the transistor, the offset error caused by device mismatch has not been completely studied. This paper presents the complete offset error analysis, and proposes low offset design guidelines and an offset cancellation scheme. The experimental results show good agreement with the theoretical analysis and the drastic improvement of the offset error.

아날로그 WTA 회로의 성능은 코너 오차와 옵셋 오차에 영향을 받는다. 코너 오차는 큰 트랜스컨덕턴스를 가진 트랜지스터가 그 해결방안으로 제시되고 있지만, 소자 부정합에 의한 옵셋 오차 제거 방법에 대한 연구는 아직 미진한 상태이다. 본 논문은 WTA에서의 옵셋 오차를 분석하고, 옵셋을 줄이는 설계 가이드라인과 발생한 옵셋의 영향을 제거하는 회로를 제안한다. 실험 결과는 이론적 분석의 타당함과 옵셋 오차가 현저하게 개선되었음을 보여준다.

Keywords

References

  1. J. Choi and B. J. Sheu, 'A high-precision VLSI winner-take-all circuit for self-organizing neural networks,' IEEE J. Solid-State Circuits, vol. 28, pp. 576-583, 1993 https://doi.org/10.1109/4.229397
  2. J. A. Starzyk and Y.-W. Jan, 'A voltage based winner takes all circuit for analog neural networks,' in Proc, of Midwest Symp. on Circuits and Systems, Ames, IA, 1996, pp. 501-504
  3. I. Opris, 'Analog rank extractors,' IEEE Trans. Circuits Syst. I, vol. 44, pp. 1114-1121, Dec. 1997 https://doi.org/10.1109/81.645149
  4. J. Ramirez-Angulo, G. Ducoudray-Acevedo, R. G. Carvajal and A. Lopez-Martin, 'Low Voltage High Performance Voltage Mode and Current mode WTA Circuits Based On Flipped Voltage Follower,' IEEE Trans. Circuits Sys. II, vol. 52, No. 5, July 2005
  5. G. A. Andreou, K. A. Boahen, P. O. Pouliquen, A. Papasovic, R. E.Jenkins, and K. Strohbehn, 'Current-mode subthreshold MOS circuits for analog VLSI neural systems,' IEEE Trans. Neural Networks, vol. 2, pp. 205-213, 1991 https://doi.org/10.1109/72.80331
  6. D. Kim, S. Lim and G. Han, 'Single-Chip Eye Tracker Using Smart CMOS Image Sensor Pixels,' Analog Integrated Circuits and Signal Processing, vol. 45, pp.131-141, Nov. 2005 https://doi.org/10.1007/s10470-005-4006-7
  7. K. Choe and G. Han, 'A Pixel Array PSD with Divide-by-M Winner-Take-All Architecture', IEICE Electronics Express, vol. 4, no. 3, pp. 82-87, Feb. 2007 https://doi.org/10.1587/elex.4.82
  8. H. Miwa, K. Yang, P. Pouliquen, N. Kumar, and A. Andreou, 'Storage enhancement techniques for digital memory based, analog computational engines,' in IEEE Int. Symp. Circuits Systems, vol. 5, 1994, pp.45-49
  9. HSPICE Simulation and Analysis User Guide, Synopsys Inc., 2005