Journal of the Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회논문지)

The Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Mixer using Neutralization Technique

Neutralization을 이용한 주파수 변환기 설계

  • 최문호 (충북대학교 반도체공학과) ;
  • 최원호 (삼성전자 반도체총괄) ;
  • 김영석 (충북대학교 반도체공학과)
  • Published : 2008.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a 2.4 GHz low-voltage CMOS double-balanced down-conversion mixer using neutralization technique has been proposed and verified by circuit simulations and measurements. The grounded source structure was used for low-voltage operation. The neutralization technique was used to improve a conversion gain. The proposed mixer is fabricated in $0.25{\mu}m$ CMOS process for a 2.4 GHz wireless receiver. The mixer consumes 1.94 mW and gives conversion gain of 5.66 dB, input IP3 of 0.7 dBm and P1dB of -11.2 dBm at 1.5 V power supply. Measured results for the designed mixer show improved conversion gain of 2.86 dB over conventional mixer of grounded source structure.

Keywords

References

  1. C. Toumazou, G. Moschytz, and B. Gilbert, "Trade-Offs in Analog Circuit Design", Kluwer Academic Publishers, 2004
  2. 남희영, "1 V 아래에서 동작하는 저잡음 증폭 기와 주파수 변환기의 설계에 관한 연구", 서 울대학교 대학원 전기공학부, 2002
  3. Jafferali, N. and Deen, M. J., "Low-voltage and low-power 1.9 GHz body-input downconversion mixer", Electrical and computer engineering Canadian Conference, Vol. 3, p. 1413, 2004
  4. Kienmayer, C., Tiebout, M., Simburger, W., and Scholtz, A. L., "A low-power lowvoltage NMOS bulk-mixer with 20 GHz bandwidth in 90 nm CMOS", ISCAS '04., Vol. 4, p. 385, 2004
  5. Hermann, C., Tiebout, M., and Klar, H., "A 0.6-V 1.6-mW transformer-based 2.5-GHz downconversion mixer with +5.4-dB gain and -2.8-dBm IIP3 in $0.13-{\mu}m$ CMOS", Microwave theory and techniques, Trans. IEEE, Vol. 53, Issue 2, p. 488, 2005
  6. T. H. Lee, "The Design of CMOS Radio- Frequency Integrated Circuits", Cambridge University Press, 2004
  7. Razavi, B., "RF Microelectronics", Prentice Hall PTR, 1998
  8. Mirabbasi, S. and Martin, K., "Classical and modern receiver architectures", Communications Magazine, IEEE, Vol. 38, Issue 11, p. 132, 2000
  9. Rajput, S. S. and Jamuar, S. S., "Low voltage analog circuit design techniques", Circuits and Systems Magazine, IEEE, Vol. 2, Issue 1, p. 24, 2002
  10. 박광민, "A 1.5 V 70 dB 100 MHz CMOS Class-AB 상보형 연산증폭기의 설계", 전기전자재료학회논문지, 15권, 9호, p. 743, 2002
  11. Y.-J. Moon, M.-H. Choi, K.-Y. Na, N.-S. Kim, and Y.-S. Kim, "Optimal design of spiral inductors on silicon substrates for RF ICs", J. of KIEEME(in Korean), Vol. 18, No. 3, p. 216, 2005 https://doi.org/10.4313/JKEM.2005.18.3.216
  12. Wu, S. and Razavi, B., "A 900-MHz/1.8- GHz CMOS receiver for dual-band applications", IEEE J. of SSC., Vol. 33, Issue 12, p. 2178, 1998
  13. Leenaerts, D. and Velghe, R., "Bond pad and ESD protection structure for 0.25 um/0.18 um RF-CMOS", ESSCIRC '03, p. 569, 2003
  14. Samavati, H., Rategh, H. R., and Lee, T. H., "A 5-GHz CMOS wireless LAN receiver front end", IEEE J. of SSC, Vol. 35, Issue 5, p. 765, 2000