DOI QR코드

DOI QR Code

UWB Chaotic-OOK 통신을 위한 송신기 설계

Design of Transmitter for UWB Chaotic-OOK Communications

  • Jeong, Moo-Il (Department of Radio Science & Engineering, Hanbat University) ;
  • Kong, Hyo-Jin (Department of Radio Science & Engineering, Hanbat University) ;
  • Lee, Chang-Suk (Department of Radio Science & Engineering, Hanbat University)
  • 발행 : 2008.03.31

초록

본 논문에서는 TSMC 0.18 um CMOS 공정을 사용하여 UWB Chaotic-OOK(On-Off Keying) 통신을 위한 송신기를 설계하였다. 송신기는 Quasi-chaotic 신호 발생기, OOK 변조기, 구동 증폭기로 구성되어 있다. 일반적으로 아날로그 피드백을 사용하는 chaotic 신호 발생기는 공정 변화에 대한 취약점이 있어 이를 개선하기 위하여 디지털 피드백 구조의 Quasi-chaotic 신호 발생기를 사용하였다 또한, OOK 변조를 위해 T형 구조의 변조기와 단일 출력 신호를 얻기 위한 차동 입력 단일 출력 구동 증폭기를 설계하였다. 측정 결과, 요구되는 spectrum mask를 만족시키는 출력을 얻었으며, 데이터 20 Kbps, 200 Kbps, 2 Mbps, 10 Mbps에 따른 OOK 변조 테스트를 통해 출력 신호를 확인하여 UWB chaotic-OOk 송신기로 사용 가능함을 확인하였다.

Chaotic OOK modulation method can be used in LDR(Low Data Rate) UWB systems. In this paper, UWB chaotic-OOK transmitter system is designed and verified using TSMC 0.18 um CMOS process. A transmitter system is composed of Quasi-chaotic signal generator, OOK Modulator, and driving amplifier. The traditional chaotic signal generators using analog feedback method is weak to process variation. In order to solve this problem, a quasi-chaotic signal generator using digital feedback technique is get wide band signal and OOK Modulator using T-type switching structure is used to enhance the isolation characteristic. A driving amplifier has differential to single structure to avoid an external balun for low cost communication. The measured output power spectrum of the transmitter meet the FCC regulation and the result of the modulation test at data rate of 20 Kbps, 200 Kbps, 2 Mbps, and 10 Mbps is conformed to LDR UWB system. It is shown that the transmitter in this paper can be used for the UWB chaotic-OOK system.

키워드

참고문헌

  1. A. Batra et al., 'Multi-band OFDM physical layer proposal', IEEE 802.15. Task Grorp 3a, Jul. 2003
  2. Eng-Ting Hsu, Chung-Yu Chiang, and Ting-Yueh Chih, 'Design of low power with low phase noise of VCO by CMOS process', in Proc. APMC. 2005, vol. 2, p. 4, Dec. 2005
  3. R. Chandrasekaran, Lian Yong, and Rana Ram Singh, 'A high-speed low-power D flip-flop', ASIC, 2005. ASICON 2005. 6th International Conference On, vol. 1,  24-27, pp. 82-85, Oct. 2005
  4. Sangho Shin, Kwyro Lee, and Sung-Mo Kang, '3.48 mW 2.4 GHz range frequency synthesizer architecture with two-point channel control for fast settling performance', in Proc. IEEE International SOC Conference, pp. 1-6, Sep. 2005

피인용 문헌

  1. Scrambling Chaotic On Off Keying Modulation Scheme for Security Improvement vol.39A, pp.6, 2014, https://doi.org/10.7840/kics.2014.39A.6.303