Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

A Deadlock Free Router Design for Network-on-Chip Architecture

NOC 구조용 교착상태 없는 라우터 설계

  • Agarwal, Ankur (Dept. of Computer Science and Engineering Florida Atlantic University) ;
  • Mustafa, Mehmet (Electrical and Computer Engineering Department, Boston University) ;
  • Shiuku, Ravi (Dept. of Computer Science and Engineering Florida Atlantic University) ;
  • Pandya, A.S. (Dept. of Computer Science and Engineering Florida Atlantic University) ;
  • Lho, Young-Ugh
  • ;
  • ;
  • ;
  • ;
  • 노영욱 (신라대학교 컴퓨터교육과)
  • Published : 2007.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

Multiprocessor system on chip (MPSoC) platform has set a new innovative trend for the System on Chip (SoC) design. With the rapidly approaching billion transistors era, some of the main problem in deep sub-micron technologies characterized by gate lengths in the range of 60-90 nm will arise from non scalable wire delays, errors in signal integrity and un-synchronized communication. These problems may be addressed by the use of Network on Chip (NOC) architecture for future SoC. Most future SoCs will use network architecture and a packet based communication protocol for on chip communication. This paper presents an adaptive wormhole routing with proactive turn prohibition to guarantee deadlock free on chip communication for NOC architecture. It shows a simple muting architecture with five full-duplex, flit-wide communication channels. We provide simulation results for message latency and compare results with those of dimension ordered techniques operating at the same link rates.

다중처리기 SoC(MPSoC) 플랫폼은 SoC 설계 분야에 새로운 여러가지 혁신적인 트랜드를 가지고 있다. 급격히 십억 단위의 트랜지스터 집적이 가능한 시대에 게이트 길이가 $60{\sim}90nm$ 범위를 갖는 서브 마스크로 기술에서 주요문제점들은 확장되지 않는 선 지연, 신호 무결성과 비동기화 통신에서의 오류로 인해 발생한다. 이러한 문제점들은 미래의 SoC을 위한 NOC 구조의 사용에 의해 해결될 수 있다. 대부분의 미래 SoC들은 칩 상에서 통신을 위해 네트워크 구조와 패킷 기반 통신 프로토콜을 사용할 것이다. 이 논문은 NOC 구조를 위한 칩 통신에서 교착상태가 발생되지 않는 것을 보장하기 위해 적극적 turn prohibition을 갖는 적응적 wormhole 라우팅에 대해 기술한다. 또한 5개의 전이중, flit-wide 통신 채널을 갖는 간단한 라우팅 구조를 제시한다. 메시지 지연에 대한 시뮬레이션 결과를 나타내고 같은 연결비율에서 운영되는 다른 기술들의 결과와 비교한다.

Keywords

References

  1. L. Benini and G. De Micheli. Networks on chip: a new SOC paradigm, IEEE Computer, Volume 35, No. 1, January, 2002, 70-78
  2. Xu, Jiang, W. Wolf, J. Hankel, S. Charkdhar, A Methodology for design, modeling and analysis for networks-on-Chip, IEEE International Symposium on Circuits and Systems, May 2005,1778-1781
  3. Hemani, Axel Jantsch, Shashi Kumar Adam Pastula, Johnny Oberg, Mikael Millberg, Dan Lindqvist, Network on Chip: an architecture for billion transistor era, Proc. of IEEE NorChip Conference, November 2000
  4. Paul Wielage, Kees Goossens. Network on silicon: blessing or nightmare? In Euromicro Symposium on Digital System Design, Dortmund, Genmany, September 2003. Keynote Speech
  5. Tejasvi Das, Clyde Washburn, P. R. Mukund, Steve Howard, Ken Paradis, Jung-Geau Jang, Jan Kolnik, Effects of technology and dimensional scaling on input loss prediction of RF MOSFETs, International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, 2005, pp. 295-300
  6. Alexandre M. Amory, Erika Cota, Marcelo Lubaszewski, FernandoG. Moraes, Reducingtest time with processor reuse in network-on-chip based systems, Proceedings of the 17th ACM symposium on Integrated circuits and system design, 2004, pp. 111-116
  7. Semiconductor Industry Association, The international Technology Roadmap for Semiconductors. 2001. http://public.itrs.net/Files/2001ITRS/Home.htm
  8. Edward A. Lee, Yuhing Xiong, System level types for component-based design, Workshop on Embedded Software, Califomia, October 2001
  9. Y. Xiongand E. A. Lee, 'An extensible type system for component-based design',6th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, Berlin, Germany, April 2000
  10. Cota, E.; Kreutz, M.; Zeferino, C.A.; Carro, L.; Lubaszewski, M.; Susin, A., The impact of NoC reuse on the testing of core-based systems, 21st Proceedings of VLSI Test Symposium,2003, April 2003, 128- 133
  11. A. Jantsch and H. Tenhunen. Networks on Chip Kluwer Academic Publisher, 2003
  12. S. Kumar, A. Jantsch, J-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani. A Network on Chip Architecture and Design Methodology. In IEEE Computer Society Annual symposium on VLSI, April 2002, 117-124
  13. K. Keutzer, S. Malik, A. Richard Newton, Jan M. Rabaey, A. Sangiovanni-Vincentelli, System level design: orthogolanlzation of concerns and platform based design, IEEE Transaction on CAD of Integrated Circuits and Systems, 19(12): 2000, 1523-1543 https://doi.org/10.1109/43.898830
  14. P. Pande, C. Grecu, M. Jones, A. Ivanov, R. Saleh, Performance evaluation and design tradeoffs for network on chip interconnect architecture, IEEE Transaction on Computers, Vol. 54, Issue 8, August 2005, 1025-1040 https://doi.org/10.1109/TC.2005.134
  15. D. Rostilav, V. Vishnyakov, E. Friedman, R. Ginosar, An asynchronous router for multiple service levels networks on chip, 11th IEEE international symposium on asynchronous circuits and systems, March 2005, 44-53
  16. Yi Ran Sun, S. Kumar, A. Jain, Simulation and evaluation for network on chip architecture using NS-2, 20th IEEE International Conference preceding for NorChip Vol. 5, May 2003
  17. F. Silla and J. Duato 'High-Performance Routing in Networks of Workstations with Irregular Topology,' IEEE Trans. on Parallel and Distributed Systems Vol. 11, no.7,pp.699-719, 2000 https://doi.org/10.1109/71.877816
  18. L. Ni,M. and P. McKinley, K. 'A Survey of Wormhole Routing Techniques in Directed Networks,' Computer Vol. 26, pp. 62-76, 1993
  19. C. Glass and L. Ni 'The Turn Model for Adaptive Routing,' Journal of ACM Vol. 5, pp. 874-902, 1994
  20. L. Zakrevski 'PhD Thesis: Fault-Tolerant Wormhole Message Routiing in Computer Communication Networks,' College of Engineering pp. 21-27, 2000
  21. L. Zakrevski, S. Jaiswal, L. Levitin and M. Karpovsky 'A New Method for Deadlock Elimination in Computer NetworksWith Irregular Toplologies, 'Pro. of the IASTED Conf. PDCS-99, Vol.1, pp.396-402, 1999
  22. L. Zakrevski, S. Jaiswaland M. Karpovsky 'Unicast Message Routing in Communication Networks With Irregular Topologies,' Proc. of CAD-99 1999
  23. L. Zakrevski, M. Mustafa and M. Karpovsky 'Turn Prohibition Based Routing in Irregular Computer Networks,' Proc. of the IASTED International Conference on Paralle land Distributed Computing and Systems pp. 175-179, 2000
  24. D. Starobinski, M. Karpovsky and L. Zakrevski 'Application of Network Calculus to General Topologies Using Turn Prohibition,' IEEE/ACM Transactions on Networking Vol. 11, no. 3, pp. 411-421, 2003 https://doi.org/10.1109/TNET.2003.813040