Journal of the Institute of Electronics Engineers of Korea SC (전자공학회논문지SC)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A 1MHz, 3.3-V Synchornous Buck DC/DC Converter Using CMOS OTAs

CMOS OTA를 이용한 1MHz, 3.3-1 V 동기식 Buck DC/DC 컨버터

  • Park Kyu-Jin (Department of Electronics, Electrical, Control, and Instrumentation Engineering, Hanyang University) ;
  • Kim Hoon (Department of Electronics, Electrical, Control, and Instrumentation Engineering, Hanyang University) ;
  • Kim Hee-Jun (School of Electronics and Information Engineering Hanyang University) ;
  • Chung Won-Sup (School of Electronics and Information Engineering, Chongju University)
  • 박규진 (한양대학교 전자전기제어계측공학과) ;
  • 김훈 (한양대학교 전자전기제어계측공학과) ;
  • 김희준 (한양대학교 전자컴퓨터공학부) ;
  • 정원섭 (청주대학교 전자정보공학부)
  • Published : 2006.09.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a new 3.3-1 V synchronous buck DC/DC converter that employs CMOS operational transconductance amplifiers (OTAs) as circuit-building blocks. An error amplifier OTA in a PWM circuit is compensated for to improve temperature stability. The temperature coefficient of the transconductance gain of the compensated OTA is less than $150\;ppm/^{\circ}C\;over\;0-100^{\circ}C$. The HSPICE simulation results of the $0.3{\mu}m$ standard CMOS technology show that the efficiency of the proposed converter is as high as 80% in the load current range of 40-125 mA. These results show that the proposed converter is adequate for use in battery-operated systems.

본 논문은 회로 구성 블록으로 CMOS 연산 트랜스컨덕턴스 증폭기(OTA)를 사용한 새로운 3.3-1 V 동기식 buck DC/DC 컨버터를 제안한다. PWM 회로의 오차 증폭기 OTA는 온도 안정성 향상을 위해 보상되었다. 보상된 OTA 트랜스컨덕턴스 이득의 온도 계수는 $0-100^{\circ}C$ 범위에서 $150\;ppm/^{\circ}C$ 이하이다. $0.35{\mu}m$ 표준 CMOS 공정으로 HSPICE 시뮬레이션을 수행한 결과는 40-125 mA의 부하 전류 범위에서 제안된 컨버터의 효율이 80% 이상임을 보여준다. 이러한 결과는 제안된 컨버터가 전지로 동작되는 시스템에 이용하기에 적당함을 보여준다.

Keywords

References

  1. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, 'Low-power CMOS digital design,' IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1992 https://doi.org/10.1109/4.126534
  2. D. Liu and C. Svensson, 'Trading speed for low power by choice of supply and threshold voltages,' IEEE J. Solid-State Circuits, vol. 28, no. 1, pp. 10-17, Jan. 1993 https://doi.org/10.1109/4.179198
  3. W. Lau and S. R. Sanders, 'An Integrated Controller for a High Frequency Buck Converter,' Proc. IEEE Power Electronics Specialists Cont, vol. 1, pp. 246-254, Jun. 1997
  4. O. Djeki, M. Brokovi, and A. Roy, 'High frequency Synchronous Buck Converter For Low Voltage Applications,' Proc. IEEE Power Electronics Specialists Cont, vol. 2, pp. 1248-1254, May 1998
  5. S.-H. Jung, N.-S. Jung, J-T. Hwang, and G.-H. Cho, 'An Integrated CMOS DC-DC Converter for Battery-Operated Systems,' Proc. IEEE Power Electronics Specialists Conf., vol. 1, pp. 43-47, July 1999 https://doi.org/10.1109/PESC.1999.788978
  6. A. J. Stratakos, S. R. Sanders, and R. W. Brodersen, 'A Low-Voltage CMOS DC-DC Converter for a Portable Battery-Operated System,' Proc. IEEE Power Electronics Specialists Conf., vol. 1, pp. 619-626, Jun. 1994
  7. S. Zhou, and G. A. Rincn-Mora, 'A High Efficiency, Soft Switching DC-DC Converter with Adaptive Current-Ripple Control for Portable Applications,' IEEE Trans. Circuits Syst. II: Express Briefs, Accepted for future publication, 2005
  8. Y. Sugimoto and S. Kojima, 'A 1MHz, Synchronous, Step-down from 3.6 V to 1 V, PWM CMOS DC-DC converter with more than 80% of Power Efficiency,' IEICE Trans. Electron., vol. E87-C, no. 3, Mar. 2004
  9. W. Kursun, V. K. De, E. G. Friedman, and S. G. Narendra, 'Monolithic voltage conversion in low-voltage CMOS technologies,' Microelectronics Journal, vol. 36, pp. 863-867, Sep. 2005 https://doi.org/10.1016/j.mejo.2005.03.008
  10. W.-S. Chung, H. Kim, H.-W. Cha, and H.-J. Kim, 'Triangular/Square-Wave Generator With Independently Controllable Frequency and Amplitude,' IEEE Trans. Instrum Meas., vol. 54, no. 1, pp. 105-109, Feb. 2005 https://doi.org/10.1109/TIM.2004.840238
  11. R. Jacob Baker, CMOS Circuit design, Layout, and Simulation 2nd Ed., IEEE Press Series, A John Wiley & Sons, Inc., 2005
  12. P. E. Allen, and D. R. Holberg, CMOS Analog Circuit Design 2nd Ed., Oxford Univ, press, New York, 2002