References
- Alexander Miczo, Digital Logic Testing and Simulation, John Wiley & Sons, New Jersey, 2003
- W. Wolf, 'A decade of hardware/software codesign,' Computer Volume 36; Issue 4, pp. 38 - 43, April 2003 https://doi.org/10.1109/MC.2003.1193227
- Q. Xu and N. Nicolici, 'Resource-constrained system-on-a-chip test: a survey,' lEE Proceedings on Computers and Digital Techniques, Vol. 152, Issue 1, pp. 67-81, Jan. 2005 https://doi.org/10.1049/ip-cdt:20045019
- D. Becker, R. K. Singh, and S. G. Tell, 'An engineering environment for hardware/software co-simulation,' Proceedings on Design Automation Conference, 29th ACM/IEEE 8-12, pp. 129 - 134, June 1992 https://doi.org/10.1109/DAC.1992.227848
- D. E. Thomas, J. K. Adams, and H. Schmit, 'A model and methodology for hardware-software codesign,' Design' & Test of Computers, IEEE Volume 10, Issue 3, pp. 6 - 15, Sept. 1993 https://doi.org/10.1109/54.232468
- M. Borgatti, R. Rambaldi, G. Gori, and R. Guerrieri, ' A smoothly upgradable approach to virtual emulation of HW/SW systems, ' Rapid System Prototyping, 1996. Proceedings., Seventh IEEE International Workshop on 19-21, pp. 83 - 88 June 1996 https://doi.org/10.1109/IWRSP.1996.506732
- A. Jas and N. A. Touba, 'Using an embedded processor for efficient deterministic testing of systems-on-a-chip,' International Conference on Computer Design(ICCD'99), pp. 418-423, Oct. 1999 https://doi.org/10.1109/ICCD.1999.808576
- K. J. Balakrishnan and N. A. Touba, 'Matrix-based test vector decompression using an embedded processor,' IEEE International Symposium on Defect and fault Tolerance in VLSI Systems, pp. 159-165, Nov. 2002 https://doi.org/10.1109/DFTVS.2002.1173512
- Gang Zeng and Hideo Ito, 'Efficient test data decompression for system-on-a-chip using an embedded FPGA core,' 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 503-510, Nov. 2003
- Z. He, G. Iervan, Z. Peng, and P. Eles, 'Hybrid BIST test scheduling based on defect probabilities,' 13th Asian Test Symposium, pp. 230-235, Nov. 2004 https://doi.org/10.1109/ATS.2004.49
- S. Koranne, 'Design of reconfigurable access wrappers for embedded core based SoC test,' IEEE Trans. on VLSI Systems, Vol. 11 , Issue 5, pp. 955-960, Oct. 2003 https://doi.org/10.1109/TVLSI.2003.817128
- Li Lei and K. Chakrabarty, 'Deterministic BIST based on a reconfigurable interconnection network,' International Test Conference (lTC'2003), pp. 460-469, 2003 https://doi.org/10.1109/TEST.2003.1270871
- J. J. Hallenbeck, J. R. Cybrynski, N. Kanopoulos, T. Markas, N. Vasanthavada, N., 'The Test Engineer's Assistant: a support environment for hardware design for testability,' Computer, Vol. 22, Issue 4, April 1989, pp. 59 - 68 https://doi.org/10.1109/2.25383
- H. T. Nagle, S.C. Roy, C. F. Hawkins, M. G. McNamer, R. R. Fritzemeier, 'Design for testability and built-in sell test: a review,' IEEE Transactions on Industrial Electronics, Vol. 36, Issue 2, May 1989, pp. 129 - 140 https://doi.org/10.1109/41.19062
- M. S. Quasem Zhigang Jiang and S. K. Gupta, 'Benefits of a SoC-specific test methodology,' IEEE Trans. on Design & Test of Computers, Vol. 20, Issue 3, pp. 68-77, May 2003 https://doi.org/10.1109/MDT.2003.1198688
- Katherine Compton and Scott Hauck, 'Reconfigurable computing: a survey of systems and software,' ACM Computing Surveys (CSUR), Vol. 34, Issue 2, pp. 171-210, June 2002 https://doi.org/10.1145/508352.508353
- E. J. Marinissen, R. Kapur, Y. Zorian, 'On using IEEE Pl500 SECT for test plug-n-play,' International Test Conference(ITC'2000), pp. 770-777; Oct. 2000 https://doi.org/10.1109/TEST.2000.894273
- www.arm.com
- www.altera.com
- www.cbl.ncsu.edu/www/CBL_Docs/iscas85.html
- M. C. Hansen, H. Yalcin, and J. P. Hayes, 'Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering,' IEEE Trans. on Design & Test of Computers, Vol. 16, Issue 3, pp. 72-80, Jul. 1999 https://doi.org/10.1109/54.785838