IE interfaces (산업공학)

Korean Institute of Industrial Engineers (대한산업공학회)
권호 표지

An Order Releasing Algorithm for a Semiconductor Wafer Manufacturer

주문형반도체 제조회사의 작업하달 논리의 개발

  • Kim, Ki-Young (Department of International Logistics, Division of International Relations, Dongseo University) ;
  • Kang, Chang-Ho (Department of Industrial Engineering, Pusan National University) ;
  • Kim, Kap-Hwan (Department of Industrial Engineering, Pusan National University)
  • 김기영 (동서대학교국제관계학부국제물류) ;
  • 강창호 (부산대학교공과대학산업공학과) ;
  • 김갑환 (부산대학교공과대학산업공학과)
  • Received : 20050100
  • Accepted : 20060300
  • Published : 2006.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, based on the process analysis of a semiconductor company, a lot order release procedure (input regulation) is developed for a semiconductor company. The major characteristic of the order release procedure in this paper is to consider the workloads of machines which are obtained from a virtual lot flows by the dispatching rule at machines in the shop of the semiconductor company. The objective is to minimize the cycle time and to obtain other good performances. A simulation is performed in order to evaluate the order release procedure in this paper.

Keywords

References

  1. 김기영, 이정호, 강창호, 김갑환, 주문형 반도체 웨이퍼 공정분석을 위한 시뮬레이션 연구, IE Interface, 18(1), 22-34, 2005
  2. Corsten, H., R. Gossinger and N. Wolf, Flexibility-driven Order Releases in Job-Ship Production, Technovation, 25, 815-830, 2005 https://doi.org/10.1016/j.technovation.2004.01.011
  3. Dabbas, R. M., H. N. Chen, J. W. Fowler, and D. Shunk, A Combined Dispatching Criteria Approach to Scheduling Semiconductor Manufacturing System, Computers & Industrial Engineering, 39, 307-324, 2001 https://doi.org/10.1016/S0360-8352(01)00008-0
  4. Donselaar, K. H. and B. J. Gubbels, How to Release Orders in order to Mininmize System Inventory and System Nervousness?, International Journal of Production Economics, 78, 335-343, 2002 https://doi.org/10.1016/S0925-5273(01)00209-2
  5. Huang, M., D. Wang and W. H. Ip, Simulation Study of CONWlP for a Cold Rolling Plant, Int.J. Production Economics, 54, 257-266, 1998 https://doi.org/10.1016/S0925-5273(97)00152-7
  6. Kang,J., A Method for Target Scheduling of Semiconductor Wafer Fabfrication Based on Event-Based Optimization Modeling and Disctete Event Simulation, Ph.D. thesis, University of California, Berkeley, 1996
  7. Kim, J., R. C. Leachman, and B. Suh, Dynamic Release Control Policy for the Semiconductor Wafer-fabrication Lines, JORS, 47, 1516-1525, 1996 https://doi.org/10.1057/jors.1996.195
  8. Kim, K. Y, K. H. Kim, C. H. Kang, Estimating Lead Times of Orders in a Semiconductor Wafer Manufacturer, The Proceedings of the 33th International Conference on Computers and Industrial Engineering, CD CIE024, 6 pages,Jeju, Korea, March 25-27, 2004
  9. Kingsman, B. G., Modeling Input-Output Workload Control for Dynamic Capacity Planning in Production Planning Systems, International Journal of Production Economics, 68, 73-93, 2000 https://doi.org/10.1016/S0925-5273(00)00037-2
  10. Koh, S.C.L. and S.M. Saad, The Use of Intelligent Feedback for Work Order Release in an Uncertain Manufacturing System, Robotics and Computer-Integrated manufacturing, 20, 517-527,2004 https://doi.org/10.1016/j.rcim.2004.07.006
  11. Ooijen, H.P.G. and J.W.M. Bertrand, Economic Due-date Setting in Job-Shop based on Routing and Workload Dependent Flow Time Distribution Function, International Journal of Production Economics, 74, 261-268, 2001 https://doi.org/10.1016/S0925-5273(01)00131-1
  12. Oosterman, B., M. Land, and G. Gaalman, The Influence of Shop Characteristics on Workload Control, International Journal of Production Economics, 68,107-119,2000 https://doi.org/10.1016/S0925-5273(99)00141-3
  13. Land, M. and G. Gaalman, Workload Control Concepts in Job Shops: A Critical Assessment, International Journal Production Economics, 46-47, 535-548, 1996
  14. Lee, Y S., S. Y. Kim, S. H. Yea, and B. K. Kim, 'Production Planning in Semiconductor Wafer Fab Considering Variable Cycle Times,' Computers ind. Engng, 33(3-4), 713-716, 1997 https://doi.org/10.1016/S0360-8352(97)00049-1
  15. Lin, C. Y., Shop Floor Scheduling of Semiconductor Wafer Fabrication Using Real-Time Feedback Control and Predictions, doctoral dissertation, University of California at Berkeley, 1996
  16. Raaymakers, W. H. M., J. W. M. Bertrand, and J. C. Franscoo, Makespan Estimation in Batch Process Industries Using Aggregate Resource and Job Set Characteristics, International Journal of Production Economics, 70, 145-161, 2001 https://doi.org/10.1016/S0925-5273(00)00052-9
  17. Shen, Y., Stochastic Wafer Fabrication Scheduling, Ph.D. thesis, University of California, Berkeley, 1997
  18. Sivakumar, A. Land C. S. Chong, A Simulation based Analysis of Cycle Time Distribution, and Throughput in Semiconductor Backend Manufacturing, Computers in Industry, 45, 59-78, 2001 https://doi.org/10.1016/S0166-3615(01)00081-1
  19. Sloan, T. W., Scheduling Semiconductor Wafer Manufacturing Using In-Line Equipment Condition and Yield Information, Ph.D. thesis, University of California, Berkeley, 1998
  20. Sung, C. S. and Y. I. Choung, Minimizing Makespan on a Single Burn-in Oven in Semiconductor Manufacturing, European Journal of Operational Research, 120,559-574,2000 https://doi.org/10.1016/S0377-2217(98)00391-9
  21. Vargas-Villamil, F. D. and D. E. Rivera, Multilayer Optimization and Scheduling Using Model Predictive Control: Application to Reentrant Semiconductor Manufacturing Lines, Computers and Chemical Engineering, 24, 2009-2021, 2000 https://doi.org/10.1016/S0098-1354(00)00598-6
  22. Weng, Z. K., Manufacturing Lead Times, System Utilization Rates and Lead-Time Lelated Demand, European Journal of Operational Research, 89, 259-268, 1996 https://doi.org/10.1016/0377-2217(95)00268-5