참고문헌
- L. Benini and G. D. Micheli, 'Networks on Chips: A New SoC Paradigm,' IEEE Computer, Vol 35, pp. 70-78, Jan. 2002 https://doi.org/10.1109/2.976921
- P. Guerrier and A. Greiner, 'A Generic Architecture for On-Chip Packet-Switched Interconnections,' Proc. DATE, pp. 250-256, Mar. 2000 https://doi.org/10.1145/343647.343776
- B. Vermeulen, J. Dielissen, K. Goossens, and C. Ciordas, 'Bringing Communication Networks on a Chip: Test and Verification Implications,' IEEE Communications Magazine, Vol 41, pp. 74-81, Sep. 2003 https://doi.org/10.1109/MCOM.2003.1232240
- M. Nahvi and A. Ivanov, 'Indirect Test Architecture for SoC Testing,' IEEE Trans. on CAD, Vol. 23, No.7, pp. 1128-1142, July 2004 https://doi.org/10.1109/TCAD.2004.829796
- K. Chakrabarty, 'Test Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming,' IEEE Trans. on CAD, pp, 1163-1174, Oct. 2000 https://doi.org/10.1109/43.875306
- V. Iyengar, K. Chakrabarty, and E. J. Marinissen, 'On using Rectangle Packing for SOC Wrapper/TAM Co-Optimization,' Proc. VTS, pp.253-258, 2002
- W. Zou, S .R. Reddy, I. Pomeranz, and Y. Huang, 'SOC Test Scheduling Using Simulated Annealing,' Proc. VTS, pp. 325-330, April 2003
- E. Larsson and Z. Peng, 'A Reconfigurable Power-Conscious Core Wrapper and its Application to SOC Test Scheduling,' Proc. ITC, pp. 1135-1144, Sep. 2003 https://doi.org/10.1109/TEST.2003.1271102
- E. Larsson and Z. Peng, 'A Reconfigurable Power-Conscious Core Wrapper and its Application to SOC Test Scheduling,' Proc. ITC, pp. 1135-1144, Sep. 2003 https://doi.org/10.1109/TEST.2003.1271102
- Y. Xia, M. Chrzanowska-Jeske, B. Wang, and M. Jeske,'Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints,' Proc. ICCAD, pp, 100-105, Nov. 2003 https://doi.org/10.1109/ICCAD.2003.148
- A. Sehgal and K. Chakrabarty, 'Efficient Modular Testing of SOCs Using Dual-Speed TAM Architectures,' Proc. DATE, pp 422-427, Feb. 2004
- J. Im, S. Chun, G. Kim, J. Ahn, and S. Kang, 'RAIN(RAndom INsertion) Scheduling Algorithm for SoC Test,' Proc. ATS, pp 242-247, Nov. 2004 https://doi.org/10.1109/ATS.2004.71
- C. Liu, V. Iyengar, J. Shi, and E. Cota, 'Power-Aware Test Scheduling in Network-an-Chip Using Variable-Hate On-Chip Clocking,' Proc. VTS, pp. 349-354, May 2005
- C. Liu, E. Cota, H. Sharif, and D. K Pradhan, 'Test Scheduling for Network-on-Chip with BIST and Precedence Constraints,' Proc. ITC, pp. 1369-1378, Oct. 2004 https://doi.org/10.1109/TEST.2004.1387412
- E. Cota, M. Kreutz, C. A. Zeferino, L. Carro, M. Lubaszewski, and A. Susin, 'The Impact of NoC Reuse on the Testing of Core-based Systems,' Proc. VTS, pp. 128-133, April 2003 https://doi.org/10.1109/VTEST.2003.1197643
- E. Cota, L. Carro, F. Wagner, and M. Lubaszewski, 'Power-Aware NoC Reuse on the Testing of Core-Based Systems,' Proc, ITC, Vol. 1, pp. 612-621, Sep. 2003
- A. M. Amory, E. Cota, M. Lubaszewski, F. G. Moraes, 'Reducing Test Time with Processor Reuse in Network-on-Chip Based System,' Proc. the 17th Symposium on Integrated Circuits and Systems Design, pp. 111-116, Sep. 2004 https://doi.org/10.1145/1016568.1016602
- J. Ahn, B. I. Moon, and S. Kang, 'A Practical Test Scheduling using Network-Based TAM in Network on Chip Architecture,' LNCS, Vol. 3740, pp. 614-624, Oct. 2005 https://doi.org/10.1007/11572961_50
- ARM IHI 0011A, AMBA (Rev 2) Specification, ARM Limited, 1999
- J. Duato, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers, San Francisco, CA, USA, 2003
- J. Marinissen, V. Iyengar and K. Chakrabarty, ITC'02 SoC Test Benchmarks, http://www. hitech-projects.com/itc02socbenchm