PR (1 2 2 1) Signal Decoding for DVD using the Circular Analog Parallel Circuits

순환형 아날로그 병렬 회로망 구조를 이용한 DVD용 PR (1 2 2 1) 신호의 디코딩

  • Son Hongrak (Samsung Advanced Insititute of Technology) ;
  • Kim Hyonjeong (School of Electronics and Information Engineering, Chonbuk National University) ;
  • Kim Hyongsuk (School of Electronics and Information Engineering, Chonbuk National University) ;
  • Lee Jeongwon (Samsung Electronics, DM research center)
  • Published : 2006.01.01

Abstract

The analog Viterbi decoder for the PR (1 2 2 1) which is used for BVD read channel is designed with circular analog parallel circuits. Since the inter symbol interference is serious problem in the high density magnetic storage device or DVD, the PRML technology is normally employed for the purpose of minimizing the decoding error. The feature of the PRML technology is with the multi-level coding according to the predetermined combining rule among the neighboring symbols and with the decoding according to the known combining rule. Though the conventional PRML technology is implemented with the digital circuits, the recent trend towards this end is with the utilization of the analog circuits due to the requirements of higher speed and lower power in the DVD read channel. In this study, the Viterbi decoder which is the bottleneck of the PRML implementation is designed with the analog parallel circuit structure. The designed Viterbi decoder for the PR (1 2 2 1) signal shows 3 times faster in the speed and 1/3 times less in the power consumption than thoseoftheconventionaldigitalcounterpart.

DVD용 아날로그 read channel에 사용되는 PR (1 2 2 1) 신호용 아날로그 비터비 디코더를 순환형 아날로그 병렬회로망 구조를 이용하여 설계하였다. 고 밀도의 마그네틱 기록매체나 DVD등은 인접 신호들의 영향을 많이 받게 되므로, 상호 간섭된 심볼 코드를 일정한 규칙에 따라 생성시켜 코딩하며, 재생 시에는 코딩 규칙의 부합도에 따라 디코딩하여 재생오류를 최소화 시키는 기술이 PRML이다. 이 PRML기술은 주로 디지털 기술로 구현하여 사용되고 있으나, 보다 고속 저 전력화 필요가 증대하여 최근 아날로그 기술로 구현하는 방법이 활발하게 연구되고 있다. 본 연구는 DVD read channel의 아날로그 PRML 구현에 관한 연구로서 PRML의 고속화에 가장 어려운 부분인 비터비 디코더 부분을 순환형 아날로그 병렬 회로망 구조를 이용하여 설계하였다. 설계한 PRML용 비터비 디코더는 PR (1 2 2 1) type으로 기존의 디지털 비터비 디코더 속도의 3배, 전력소모의 1/3인 성능을 보였다.

Keywords

References

  1. H. Kobayashi and D. T. Tang, Application of partial response channel coding to magnetic recording system,' IBM Journal of Research and Development, pp. 368-375, 1970
  2. A. Lender, 'The duobianry technique for high speed data transmission,' ZEEE Trans. Commun. Electron., vol. 82, pp. pp.214-218, May 1963
  3. A. Lender, 'Correlative level coding for binary. data transmission,'IEEE Spectrum, pp. 104-115, Feb. 1966
  4. P. Kabal and S. Pasupathy, 'Partial-response signaling,' IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. COY-23, NO.9, pp. 921-934, September, 1975 https://doi.org/10.1109/TCOM.1975.1092918
  5. R. D. Ciderciyan,F. Dolvio, R. Hermann, W. Hirt, and W. Schoot, 'A PRML system for digital magnetic recording,' IEEE J. on Selected Area Communication, vol. 10, no. 1, pp. 38-56, 1992 https://doi.org/10.1109/49.124468
  6. F. Dolvio, 'Signal processing for high-density digital magnetic recording,' Proc, VLSI and Computer Peripherals, pp. 1.91-1.96, 1989 https://doi.org/10.1109/CMPEUR.1989.93353
  7. S. Sridharan and L. R. Carley, 'A 100-MHz 350-mW 0.6um CMOS 16-state generalizedtarget Viterbi detector for disk-drive read channels,' IEEE J. Solid-State Circuits, vol. 35, pp. 362-370, Mar. 2000 https://doi.org/10.1109/4.826818
  8. K. Fukahori et al., 'An analog EPR4 Viterbi detector in read channel IC for magnetic hard drive,' in IEEE Int. Solid-State Circuits Conf.(ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 1998, pp. 380-381
  9. M. H. Shakiba, D. A. Johns. and K. W. Martin, 'An integrated 200-MHz 3.3-V BiCMOS class-IV partial response analog Viterbi decoder,' IEEE J. Solid-State Circuits, vol. 33, pp. 61-75, Jan. 1998 https://doi.org/10.1109/4.654938
  10. K. Parsi et -al., 'A PRML read/write channel IC using analog signal processing for 200-Mb/s HDD,' IEEE J. Solid-State Circuit, vol. 3, pp. 1817-1830, Nov. 1996
  11. M. H. Shakiba, D. A. Johns, and K. W. Martin, 'BiCMOS circuits for analog Viterbi decoders,' IEEE Tr. on Circuits and Systerns-II: Analog and Digital Signal Processing, pp.1527-1537, vol.45, no. 12, Dec. 1998 https://doi.org/10.1109/82.746664
  12. R. R. Spencer , 'Simulated performance of analog Viterbi detectors,' IEEE J. on Selected Areas in Communications, vol. 10, no. 1, January 1992 https://doi.org/10.1109/49.124486
  13. K. He and G. Cauwenberghs, 'Integrated 64-state parallel analog Viterbi decoder,' Proceedings of ISCAS 2000, Geneva, Swiss, vol. IV, pp. 761-764 https://doi.org/10.1109/ISCAS.2000.858863
  14. A. Demosthenous, and J. Taylor, 'A 100-Mb/s 2.8-V CMOS current-mode analog Viterbi decoder,' IEEE J. of Solid-state Circuits, vol. 37, no. 7, July 2002
  15. A. J. Viterbi, 'Error bounds for convolutional codes and an asymptotically optimum, decoding algorithm,' IEEE Tr. on Information Theory, vol. 13, pp. 260-269, 1967 https://doi.org/10.1109/TIT.1967.1054010
  16. G. D. Forney, JR. 'The Viterbi Algorithm,' Proc. of the IEEE, vol. 61, No.3, Mar. 1973
  17. S. Mita and Y. Ouchi, 'A 150 Mb/s PRML ship for magnetic disk drive,' IEEE International Solid-State Circuits Conference, San Franciso, CA, FEB. pp. 62-63, 1996
  18. G. T. Tuttle and G. D. Visshakhadatta, 'A 130 Mb/s PRML read/write channel with digitalservo detection,' International Solid-State Circuits Conference, San Franciso, CA, FEB. pp.64-65, 1996
  19. K. Parsi and N. Rao, 'A 200 M/s PRML read/write channel IC,'International Solid-State Circuits Conference, San Franciso, CA, FEB. pp.66-67, 1996
  20. D. C. Cheng, J. E. Hurst Jr., R. T. Lynch Jr., and R. W. Olson, 'High capacity optical recoding channels,' IEEE Transactions on Magnetics, vol. 31, no. 6. pp. 3227-3232, November 1995 https://doi.org/10.1109/20.490333
  21. Hyongsuk Kim, Hongrak Son, Tamas Roska, Leon. O. Chua, 'Optimal path finding with spaceand time-variant metric weights with Multi-layer CNN,' Int. J. Circ. Thear. Appl., Vol. 30, pp.247-270, Feb. 2002 https://doi.org/10.1002/cta.199