References
- F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, P. Ko, and C. Hu, 'A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation,' Tech. of Digest IEDM, pp. 809-813, 1994 https://doi.org/10.1109/IEDM.1994.383301
- A.Yagishita, T. Saito, S. Inumiya, K. Matsuo, Y. Tsunashima, K. Suguro, and T. Arikado, 'Dynamic Threshold Voltage Damascene Metal Gate MOSFET (DT-DMG-MOS) with Low Threshold Voltage, High Drive Current, and Uniform Electrical Characteristics,' Tech. of Digest IEDM, pp. 663-667, 2000 https://doi.org/10.1109/IEDM.2000.904406
-
Y. Momiyama, T. Hirose, H. Kurata, K. Goto, Y. Watanabe, and T. Sugii, ' A 140GHz
$f_T$ and 60 GHz$f_{max}$ DTMOS Integrated with High-Performance SOI Logic Technology,' Tech. Digest of IEDM, pp. 451-453, 2000 https://doi.org/10.1109/IEDM.2000.904353 - S. S. Rofail, and Y. K. Seng, 'Experimentally-Based Analytical Model of Deep-Submicron LDD pMOSFET's in a Bi-MOS Hybrid-Mode Environment,' IEEE Trans. Electron Devices, vol. 44, no. 9, pp. 1473-1482, 1997 https://doi.org/10.1109/16.622604
- R. Hung, Y. Y. Wang, and R. Han, 'Analytical Model for the Collector Current in SOI Gated-Controlled Hybrid Transistor,' Solid-State Electronics, vol. 39, no. 12, pp.1816-1818, 1998 https://doi.org/10.1016/S0038-1101(96)00118-9
- T. Douseki, S. Shigematsu, J. Yamada, M. Harada, H. Inokawa, and T. Tsuchiya, 'A 0.5-V MTCMOS/SIMOX logic gate', IEEE Journal of Solid-State Circuits, vol. 32, no. 10, pp. 1604-1609, 1997 https://doi.org/10.1109/4.634672
- R. Huang, J. Wang, X. Zhang, and Y. Wang, 'Hot-carrier induced degradation in mesa-isolated n-channel SOI MOSFETs operating in a bi-MOS mode,' IEEE Trans. Electron Devices, vol. 48, no. 8, pp. 1594-1598, 2001 https://doi.org/10.1109/16.936565
-
C.Y. Chang, J.G. Su, H.M. Hsu, S.C. Wong, T.Y. Huang, and Y.C. Sun, 'Investigation of Dynamic Threshold-Voltage MOSFET with 65GHz Normal Mode
$f_T$ and 220GHz Over-Drive Mode$f_T$ for RF Applications,' Symp, on VLSI Technology, pp. 89-90, 2001 - J.K. Lee, N.J. Choi, C.G. Yu, J.P. Colinge, and J.T. Park, 'Temperature Dependence of Hot-Carrier Degradation in Silicon-on-Insulator Dynamic Threshold Voltage MOS Transistors,' IEEE Electron Dev Letters, vol. 23, no. 11, pp. 673-675, 2002 https://doi.org/10.1109/LED.2002.805009
- S. H. Renn, J.L. Pelloie, and F. Balestra, 'Hot-Carrier Effects and Reliable Lifetime Prediction in Deep Submicron N- and P-Channel SOI MOSFET's,' IEEE Trans. Electron Device, vol. 45, no. 11, pp. 2335-2342, 1998 https://doi.org/10.1109/16.726651
- C. C. Enz and Y. Cheng, 'MOS Transistor Modeling for RF IC Design,' IEEE Trans. Solid-State Circuits, vol. 35, no. 2, pp. 186-201, 2000 https://doi.org/10.1109/4.823444
- Y. T. Yew, C.H. Ling, and D.S. Ang, 'Observation of MOSFET Degradation Due to Electrical Stressing Through Gate-to-Drain Capacitance,' IEEE Electron Device Letters, vol. 12, no. 7, pp. 366-368, 1991 https://doi.org/10.1109/55.103609
- S. Naseh, M.J. Deen, and O. Marinov, 'Effects of Hot-Carrier Stress on the RF Performance of 0.18 um Technology NMOSFETs and Circuits,' Proc. of International Reliability Physics Sym., pp. 98-104, 2002
- H. Fukui, 'Optimal noise figure of microwave GaAs MESFETs,' IEEE Trans. Electron Devices, vol. 26, no. 7, pp. 1032-1037, 1979 https://doi.org/10.1109/T-ED.1979.19541
-
T. Sowlati, D.M. Leenaerts, 'A 2.4GHz
$0.18{\mu}m$ CMOS Self-Biased Cascade Power Amplifier,' IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1318-1324, 2000 - W. Li, Q. Li, J.S. Yuan, J. Mcconkey, 'Hot-carrier-Induced Circuit Degradation for 0.18um CMOS Technology,' Quality Electronic Design Int. Symp, pp. 284-289, 2001 https://doi.org/10.1109/ISQED.2001.915244