References
- V. Melikian, V. Mnatsakanian, and N. Uzunoglou, 'Optimization of SPICE system LEVEL3 MOSFET transistor models based on dc measurements', Microelectronics Journal., vol. 29, iss. 3, pp. 151-156, 1998 https://doi.org/10.1016/S0026-2692(97)00081-5
- A. Luck, S. Jung, R. Brederlow, R. Thewes, K. Goser, and W. Weber, 'On the design robustness of threshold logic gates using multi-input floating gate MOS transistors,' IEEE Trans. Electron Device., vol. 47, pp. 1231–-1239, 2000
- H. Sato, H. Kunitomo, K. Tsuneno, K. Mori, and H. Masuda, 'Accurate statistical process variation analysis for 0.25-um CMOS with advanced TCAD methodology', IEEE Transactions on Semiconductor Manufacturing., vol. 11, pp. 575-582, Nov. 1998 https://doi.org/10.1109/66.728554
- I. Fukuda and K. Nishi, 'Application of TCAD to designing advanced DRAM and logic devices', in Proc. SISPAD '97., 1997, pp. 17-20
- J. Lee, K. Kim, J. Kong, S. Lee, Y. Kim, and D. Baek, 'Systematic Global Calibration of a Process Simulator', in Tech. Proc. of MSM2000, March pp. 52-55, 2000
- N. D. Jäger, K. Urban, E. R. Weber, and Ph. Ebert, 'Two-Dimensional Dopant Characterization Using SIMS, SCS and TSUPREM4, ' in IEDM Tech.Dig., Dec. pp. 349-352, 1999
- J. O. Borland, 'Low Temperature Shallow Junction Formation For 70nm Technology Node And Beyond,' in Mat. Res. Soc. Symp. Proc., vol. 717, pp. 1-8, 2002
- M. Y. Kwong, C. H. Choi, R. Kasnavi, P. Griffin and R. Dutton, 'Series Resistance Calculation for Source/Drain Extension Regions Using 2-D Device Simulation,' IEEE Trans. Electron Devices., vol. 49, no. 7, July 2002
- M. Iwamoto, T. Manaka and A Tojima, 'Detection of Tilting Phase Transition in Monolayers at Air-water Interface by Maxwell-displacement current and Optical-Second Harmonic Generation Measurements', KIEE Int. Trans. on EA., Vol. 12C, no. 2, pp. 64-69, 2002
- K. Kudo, 'In-situ Field Effect Measurements of PType and N-Type Organic Thin Films', KIEE Int. Trans. on EA., Vol. 12C, no. 2, pp. 117-122, 2002