Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Clustered Reconfigurable Interconnection Network BIST Based on Signal Probabilities of Deterministic Test Sets

결정론적 테스트 세트의 신호확률에 기반을 둔 clustered reconfigurable interconnection network 내장된 자체 테스트 기법

  • Song Dong-Sup (Department of Electrical and Electronic Engineering, Graduate School, Yonsei University) ;
  • Kang Sungho (Department of Electrical and Electronic Engineering, Graduate School, Yonsei University)
  • 송동섭 (연세대학교 전기전자공학과) ;
  • 강성호 (연세대학교 전기전자공학과)
  • Published : 2005.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose a new clustered reconfigurable interconnect network (CRIN) BIST to improve the embedding probabilities of random-pattern-resistant-patterns. The proposed method uses a scan-cell reordering technique based on the signal probabilities of given test cubes and specific hardware blocks that increases the embedding probabilities of care bit clustered scan chain test cubes. We have developed a simulated annealing based algorithm that maximizes the embedding probabilities of scan chain test cubes to reorder scan cells, and an iterative algorithm for synthesizing the CRIN hardware. Experimental results demonstrate that the proposed CRIN BIST technique achieves complete fault coverage with lower storage requirement and shorter testing time in comparison with the conventional methods.

본 논문에서는 의사무작위패턴만으로는 생산하기 힘든 결정론적 테스트 큐브의 생산확률을 높일 수 있는 새로운 clustered reconfigurable interconnect network (CRIN) 내장된 자체 테스트 기법을 제안한다. 제안된 방법은 주어진 테스트 큐브들의 신호확률에 기반을 둔 스캔 셀 재배치 기술과 규정 비트(care-bit: 0 또는 1)가 집중된 스캔 체인 테스트 큐브의 생산확률을 높이기 위한 전용의 하드웨어 블록을 사용한다. 테스트 큐브의 생산확률을 최대로 할 수 있는 시뮬레이티드 어닐링(simulated annealing) 기반 알고리듬이 스캔 셀 재배치를 위해 개발되었으며, CRIN 하드웨어 합성을 위한 반복 알고리듬 또한 개발되었다. 실험을 통하여 제안된 CRIN 내장된 자체 테스트 기법은 기존의 연구 결과보다 훨씬 적은 저장 공간과 짧은 테스트 시간으로 $100\%$의 고장검출율을 달성할 수 있음을 증명한다.

Keywords

References

  1. P. H. Bardell, W. Mcanney, and J. Savir, Built-in Test for VLSI: Pseudo-Random Technique, New York: Wiley, 1987
  2. V. D. Agrawal, C. R. Kime, and K. K. Saluja, 'A tutorial on built-in self-test part 1: principles,' IEEE Design & Test of Computers, vol. 10, pp. 73-82, Mar. 1993 https://doi.org/10.1109/54.199807
  3. V. D. Agrawal, C. R. Kime, and K. K. Saluja, 'A tutorial on built-in self-test part 1: applications,' IEEE Design & Test of Computers, vol. 10. pp. 69-77, June 1993 https://doi.org/10.1109/54.211530
  4. A. J. Briers and K. A. E. Totton, 'Random Pattern Testability by Fast Fault Simulation,' Proc. of IEEE Int. Test Conf., pp. 274-281, 1983
  5. Y. Savaria, M. Youssef, B. Kaminska, and M. Koudil, 'Automatic Test Point Insertion for Pseudo-Random Testing,' Proc. of IEEE Int. Symp. Circuit and Systems, pp. 1960-1963, 1991 https://doi.org/10.1109/ISCAS.1991.176793
  6. J. A. Waicukauski, E. Lindbloom, E. B. Eichelberger, and O. P. Forlenza 'A Method for Generating Weighted Random Patterns,' IBM Journal of Research and Development, vol. 33, pp. 149-161, Mar. 1989 https://doi.org/10.1147/rd.332.0149
  7. H. S. Kim, J. K. Lee, and S. Kang, 'A Heuristic for Multiple Weight Set Generation,' Proc. of IEEE Int. Test Conf., pp. 513-514, 2001 https://doi.org/10.1109/ICCD.2001.955080
  8. S. Hellebrand, J. Rajski, S. Tarnick, and B. Courtois, 'Built-in test for circuits with scan based on reseeding of multiple-poly-nomial linear feedback shift registers,' IEEE Trans. Computers, vol. 44, pp. 223-233, Feb. 1995 https://doi.org/10.1109/12.364534
  9. C. V. Krishna, A. Jas, and N. A. Touba, 'Test vector encoding using partial LFSR reseeding,' Proc. of IEEE Int. Test Conf., pp. 885-893, 2001 https://doi.org/10.1109/TEST.2001.966711
  10. E. Kalligeros, X. Kavousianos, and D. Nikolos, 'A ROMless LFSR reseeding scheme for scan-based BIST,' Proc. of 11th Asian Test Symp., pp. 206-211, 2002 https://doi.org/10.1109/ATS.2002.1181712
  11. H. S. Kim, Y. J. Kim and S. Kang., 'Test-Decompression Mechanism Using a Variable-Length Multiple-Polynomial LFSR,' IEEE Trans. VISI Systems, vol. 11, pp. 687-690, Aug. 2003 https://doi.org/10.1109/TVLSI.2003.812287
  12. H. J. Wunderlich and G. Kiefer, 'Bit-flipping BIST,' Proc. of IEEE/ACM Int. Conf. Computer-Aided Design, pp. 337-343, 1996 https://doi.org/10.1109/ICCAD.1996.569803
  13. G. Kiefer and H. J. Wunderlich, 'Using BIST control for pattern generation,' Proc. of IEEE Int. Test Conf., pp. 347-355, 1997 https://doi.org/10.1109/TEST.1997.639636
  14. L. Li and K. Chakrabarty, 'Deterministic BIST Based on a Reconfigurable Interconnection Network,' Proc. of IEEE Int. Test Conf., pp.460-496, 2003 https://doi.org/10.1109/TEST.2003.1270871
  15. L. Li and K. Chakrabarty, 'Test Set Embedding for Deterministic BIST Using Reconfigurable Interconnect Network,' IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 23, pp. 1289-1305, Sept. 2004 https://doi.org/10.1109/TCAD.2004.831593