Flowable oxide CVD Process for Shallow Trench Isolation in Silicon Semiconductor

  • Published : 2004.03.31

Abstract

We have proposed a new shallow trench isolation (STI) process using flowable oxide (F-oxide) chemical vapor deposition (CVD) for DRAM application and it was successfully developed. The combination of F-oxide CVD and HDP CVD is thought to be the superior STI gap-filling process for next generation DRAM fabrication because F-oxide not only improves STI gap-filling capability, but also the reduced local stress by F-oxide in narrow trenches leads to decrease in junction leakage and gate induced drain leakage (GIDL) current. Finally, this process increased data retention time of DRAM compared to HDP STI. However, a serious failure occurred by symphonizing its structural dependency of deposited thickness with poor resistance against HF chemicals. It could be suppressed by reducing the flow time during F-oxide deposition. It was investigated collectively in terms of device yield. In conclusion, the combination of F-oxide and HDP oxide is the very promising technology for STI gap filling process of sub-100nm DRAM technology.

Keywords

References

  1. K. Saino, S. Horiba, S. Uchiyama, Y. Takaish, M. Takenaka, T. Uchida, Y. Takada, K. Koyama, H. Miyake and C. Hu, 'Impact of gate-Induced drain leakage current on the tail distribution of DRAM data retention time,' IEEE, IEDM Tech. Dig., pp. 149, 1998 https://doi.org/10.1109/IEDM.2000.904447
  2. M. Nandakumar, A. Chatterjee, S. Sridhar, K. Joyner, M. Rodder and I.-C. Chen, 'Shallow trench isolation for advanced ULSI CMOS technologies,' IEEE, IEDM Tech. Dig., pp. 133, 1998 https://doi.org/10.1109/IEDM.1998.746297
  3. D.-C. Kim, S. K. Park, H. S. Hong, Y. T. Kim, et. al., 'Impact of rapid thermal annealing on data retention time for 256 Mb and 1Gb DRAM technology,' IEEE, IEDM Tech. Dig., pp. 399, 2001 https://doi.org/10.1109/IEDM.2001.979521
  4. T. Kuroi, T. Uchida, K. Horita, M. Sakai, Y. Itoh, Y. Inoue and T. Nishimura, 'Stress analysis of shallow trench isolation for 26MDRAM and beyond,' IEEE, IEDM Tech. Dig., pp. 141, 1998 https://doi.org/10.1109/IEDM.1998.746300