Design of a Recursive Structure-based FIR Digital Filter

재귀 구조에 기반한 FIR 디지털 필터의 설계

  • Jae-Jin Lee (Chungbuk National University, Research Institute for Computer and Information Communication) ;
  • David Tien (Charles Sturt University Bathurst, NSW) ;
  • Gi-Yong Song (Chungbuk National University, Research Institute for Computer and Information Communication)
  • Published : 2004.04.01

Abstract

This paper proposes a new digital filter implementation which adopts an identical structure at both behavioral and logic level in top-down design. This methodology is based on the observation that multiplication is a form of convolution and carrying, and therefore multiplication is implemented with the same structure as that of a convolution in a recursive manner at the logic level. In order to demonstrate a recursive structure-based FIR digital filter, we select L-tap transposed and systolic FIR filters, and implement them to have a single structure. The proposed filter design becomes regular and modular because of the recursive adoption of a single structure for convolutions, and is very compact in that it needs only two 1-bit I/O ports in addition to significant improvement on hardware complexity without time penalty on the output sequence.

본 논문은 Top-Down 설계방식에서 동작 레블과 로직 레블에서 동일한 구조를 가지는 새로운 FIR 디지털 필터의 설계 방법론을 제안한다. 제안되는 설계 방법론은 승산이 컨벌루션-carrying의 형태로 표현되어지며, 이것은 결과적으로 로직 레블의 승산을 동작 레벨의 컨벌루션과 같은 구조로 구현할 수 있다는 연구에 기반한 것이다. 재귀 구조에 기반한 FIR 디지털 필터의 예를 보이기 위해 본 논문에서는 L 개의 탭을 가지는 전치형과 시스톨릭 FIR 필터의 구현에 대해 기술한다. 제안된 FIR 디지털 필터는 하나의 컨벌루션 구조의 재귀적 사용과 2개의 1-비트 입/출력 포트만으로 구성될 수 있으므로 매우 규칙적이고 간결한 구조를 가진다.

Keywords

References

  1. IEEE Trans. Acoust, Speech, Signal Proc v.ASSP-22 A new hardware realization of digital filters A.Peled;Bi.Liu
  2. IEEE Trans. On Circuits and Systems v.CAS-24 Digital Filter Structures Described by Distributed Arithmetic C. Sidney Burrus
  3. Symp. On Digital Filtering A digital filter implemented in parallel form E.Anderson
  4. U.S. Patent 3 777130 Digital filter for PCM encoded signals A.Croisier;D.J.Esteban;M.E.Levilion;V.Riso
  5. IEEE Arden House Workshop on Digital Sinal Processing A new hardware realization of digital filters A.Peled;B.Liu
  6. Digital Signal Processing with Field Programmable Gate Arrays U. Meyer-Baese
  7. VLSI Array Processors S.Y.Kung
  8. Computer v.15 no.1 Why Systolic Architectures? H.T.Kung
  9. Computer v.7 no.1 Fast multiplication of large numbers A.Schonhage;V.Strasser
  10. ASP-DAC 2003 Implementation of the Super Systolic Array for Convolution G.Y.Song;J.J.Lee
  11. VHEL Modeling for Digital Desigm Synthesis Y.C.Hsu;K.F.Tsai;J.T.Liu;E.S.Lin
  12. Digital Systems Design with VHDL and Synthesis K.C.Chang
  13. The Programmable Logic Data Book