The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

A Study on the Exclusive-OR-based Technology Mapping Method in FPGA

  • Ko, Seok-Bum (Department of Electrical Engineering, University of Saskatchewan, Canada)
  • Published : 2003.11.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose an AND/XOR-based technology mapping method for field programmable gate arrays (FPGAs). Due to the fixed size of the programmable blocks in an FPGA, decomposing a circuit into sub-circuits with appropriate number of inputs can achieve excellent implementation efficiency. Specifically, the proposed technology mapping method is based on Davio expansion theorem to decompose a given Boolean circuit. The AND/XOR nature of the proposed method allows it to operate on XOR intensive circuits, such as error detecting/correcting, data encryption/decryption, and arithmetic circuits, efficiently. We conduct experiments using MCNC benchmark circuits. When using the proposed approach, the number of CLBs (configurable logic blocks) is reduced by 67.6% (compared to speed-optimized results) and 57.7% (compared to area-optimized results), total equivalent gate counts are reduced by 65.5 %, maximum combinational path delay is reduced by 56.7 %, and maximum net delay is reduced by 80.5 % compared to conventional methods.

본 논문에서는 FPGA (Field Programmable Gate Array)에 사용될 수 있는 AND/XOR기반의 기술적인 매핑 기법이 제안되었다. FPGA에서는 프로그램 블록들의 숫자가 정해져 있기 때문에 적절한 수의 입력을 가진 블록으로 회로를 나눌 수 있으면 효과적인 구현이 가능하다. Davio Expansion에 기반한 제안된 기법은 Davio Expansion 자체가 AND/XOR의 성질을 가지고 있기 때문에 XOR를 많이 포함하고 있는 에러 검출/수정, 데이터 암호/해독, 산술 회로 등을 구현하기 매우 용이하다. 본 논문에서는 제안된 기법을 이용할 때 구현되는 면적뿐만 아니라 속도도 현저히 저하될 수 있음을 MCNC 벤치마크를 이용하여 증명하였다. 면적이 줄어듦을 보이기 위하여 CLB (Configurable Logic Block) 숫자와 총 게이트 숫자가 이용되었다. CLB 숫자는 67.6 % (속도로 최적화 된 결과)와 57.7 % (면적으로 최적화 된 결과) 만큼 감소되었고 총 게이트 숫자는 65.5 %만금 감소되었다. 속도관련 결과를 확인하기 위해 사용된 최대 Path Delay는 현재 사용되고 있는 방법들에 비해 56.7 %만큼 감소되었고 최대 Net Delay는 80.5% 만큼 감소되었다.

Keywords

References

  1. R. Cuddapah and M. Corba, Reconfigurable Logic for Fault Tolerance, Springer-Verlag, 1995
  2. F. Hanchek and S. Dutt, 'Methodologies for Tolerating Logic and Interconnect Faults in FPGAs,' IEEE Trans. on Computers, Vol. 47, No. 1, pp. 15-33, Jan. 1998 https://doi.org/10.1109/12.656073
  3. W. K. Huang, F. J. Meyer, X. Chen, and F. Lombardi, 'Testing Configurable LUT-Based FPGAs,' IEEE Trans. on VLSI Systems, Vol. 47, No.6, pp. 276-283, June 1998
  4. M. Abramovici, C. Stroud, S. Wijesuriya, C. Hamilton, and V. Verma, 'Using Roving STARs for On-Line and Diagnosis of FPGAs in Fault-Tolerant Applications,' Proc. lTC, pp. 973-982, Oct. 1999
  5. Xilinx Inc., http://www.xilinx.com
  6. N. A. Touba, and E. J. McCluskey, 'Logic Synthesis of Multilevel Citcuits with Concurrent Error Detection,' IEEE Transactions on Computer-Aided Design, Vol.16, No.7, pp. 783-789, Jul. 1997 https://doi.org/10.1109/43.644041
  7. C. Bolchini, F. Salice and D. Sciuto, 'A Novel methodology for Designing TSC Networks based on the Parity Bit Code,' Proc. European Design & Test Conf., pp. 440-444, March 1997
  8. J. C. Lo, M. Kitakami and E. Fujiwara, 'Reliable Logic Citcuits using Byte Error Control Codes,' Proc. Int'l Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 286-294, October 1996
  9. S. B. Ko, T. Xia and J. C. Lo, 'Efficient Error Prediction in FPGA,' IEEE Int'l Symposium on Defect and Fault Tolerance in VLSI systems, pp. 176-181, Oct. 2001
  10. S. B. Ko and J. C. Lo, 'Efficient Decomposition Techniques for FPGAs,' Lecture Notes in Computer Science (IEEE International Conference on High Performance Computing), Vol. 552, pp. 630-639, December 2002, Springer-Verlag
  11. T. Sasao, 'Logic Synthesis and Optimization,' Kluwer Academic Publishers 1998
  12. T. Sasao and P. Besslich, 'On the complexity of MOD-2 Sum PLAs,' IEEE Transactions on Computers, Vol. 32, No.2, pp. 262-266, Feb. 1990
  13. S. Even, I. Kohavi and A. Paz, 'On minimal modulo-2 sums of products for switching functions,' IEEE Transactions on Electronic Computers, EC-16:671-674, Oct. 1967 https://doi.org/10.1109/PGEC.1967.264777
  14. Xinlinx Inc., Xilinx Data Book: XC4000E and XC4000X Series, May 1999
  15. J. Cong and Y. Ding, 'Combinational Logic Synthesis for LUT Based Field Programmable Gate Arrays,' ACM Transactions on Design Automation of Electronic Systems, Vol. 1, No. 2, pp. 145-204, April 1996 https://doi.org/10.1145/233539.233540
  16. J. Cong and Y. -Yo Hwang, 'Boolean Matching for Complex PLBs in LUT-based FPGAs with Application to Architecture Evaluation,' Proc. ACM 6th Int'l Symposium on FPGA, pp. 27-34, Feb. 1998
  17. M. Helliwell, and M. Perkowski, 'A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms,' Proc. ACM/IEEE Design Automation Conf., pp. 427-432, 1988