대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

내부 승압 전원 발생기와 기판 인가 전원 발생기의 펌핑 수단을 공유한 전원 전압 발생기

A Unified Voltage Generator Which Merges the Pumping Capacitor of Boosted Voltage Generator and Substrate Voltage Generator

  • 신동학 (삼성전자 DRAM 설계실) ;
  • 장성진 (삼성전자 DRAM 설계실) ;
  • 전영현 (삼성전자 DRAM 설계실) ;
  • 이칠기 (성균관대학교 정보통신공학부)
  • 발행 : 2003.11.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

DRAM에서 사용되는 내부 승압 전원 전압과 기판인가 전원 전압 발생기를 공유함으로써 단일 Charge Pump에서 승압 전원과 기판 전원을 동시에 발생시키는 회로를 설계하였다. 이 회로는 0.14um의 DRAM 공정을 사용하여 기존 보다 전력 소모를 30%, 전체 면적을 40% 그리고 Pumping capacitor 면적을 29.6% 각각 감소하였으며 또한 전류 공급 효율을 13.2% 향상 시켰다. Charge Recycling 기법을 적용하여 Pumping capacitor의 Precharge 구간 동안 소모되는 전류를 75% 감소하였다.

This paper describes a Unified Voltage Generator that merges the pumping capacitors of boosted voltage generator (VPP) and substrate voltage generator (VBB) for DRAM. This unified voltage generator simultaneously supplies VPP and VBB voltages by using one pumping capacitor and one oscillator. The proposed generator is realized by 0.14${\mu}{\textrm}{m}$DRAM process. The generator reduces the power consumption to 30%, the area of total generator to 40% and the area of pumping capacitor to 29.6%, and improves the pumping efficiency to 13.2% at 2.0V supply voltage. In addition, the generator adopts the charge recycling technique for precharging the pumping capacitor during the period of precharge, thatcan reduces the precharge current to 75%.

키워드

참고문헌

  1. Y. Nakagome, 'An Experimental 1.5V 64Mb DRAM,' J. Solid-State Circuits, IEEE Journal of, Vol.26, PP. 465-472, Apr. 1991 https://doi.org/10.1109/4.75040
  2. Adkisson, T. 'Charge Pumping for DRAM retention diagnostic,' Integrated Reliaibity Workshop Final Report, IEEE International, PP. 97-102, 1997
  3. Seung-Wuk Kwack, Seung-Hoon Lee, 'A novel Substrate-Bias Generator for Low-power and High-speed,' Proceedings of the IEEE Region 10 Conference, Vol.2, PP.864-867, Dec. 1999 https://doi.org/10.1109/TENCON.1999.818555
  4. T. Yamagata, 'Low Voltage Circuit Design Techniques for BatteryOperated and/or Giga-Scale DRAM's,' J.Solid-State Circuits, IEEE Journal of, Vol. 30, PP. 1183-1188, Nov. 1995 https://doi.org/10.1109/4.475705
  5. Liran, T, 'Optimization of a back Bias Generator for NMOS VLSI,' IEEE International Symposium on, Vol. 2, PP. 1601-1606, Jun. 1998 https://doi.org/10.1109/ISCAS.1988.15239
  6. Palumbo,G., Pappalardo,D, 'Charge-Pump Circuits : Power-Consumption Optimization,' IEEE Transactions on, Vol.49, PP. 1535-1542, Nov. 2002 https://doi.org/10.1109/TCSI.2002.804544
  7. Jungho Lee, 'Split-Level Precharge Diff. Logic : A New Type of High Speed Charge-Recycling Diff. Logic,' IEEE Journal of, Vol.36, PP. 1276-1280, Aug. 2001 https://doi.org/10.1109/4.938378
  8. Takeshi HAMAOTO, 'An Efficient Charge Recycling and Transfer Pump Circuit for Low Operation Voltage,' 1996 VLSI Symposium on, PP. 110-111, Jun. 1996 https://doi.org/10.1109/VLSIC.1996.507734
  9. P. Favrat, P.Deval and M.J. Declercq, 'A High-Efficiency CMOS Voltage Doubler,' Proceedings of the IEEE 1997, PP. 259-262, May 1997 https://doi.org/10.1109/CICC.1997.606625