Journal of the Institute of Electronics Engineers of Korea CI (전자공학회논문지CI)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

2D DWT Processor for Real-time Embedded Applications

실시간 내장형 응용을 위한 2차원 웨이브렛 변환 프로세서

  • Published : 2003.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a processor architecture is proposed based on the state space implementation technique for real time processing of 2-D discrete wavelet transform(DWT). It conducts 2-D DWT operations in consideration of row and column direction simultaneously, thus can reduce latency due to memory access for storing intermediate results. It is a VLSI architecture suitable for real time processing. The proposed architecture includes only four multipliers and four adders, and NK-N internal memory storage, where K denotes the length of filter. It has a small hardware complexity. Therefore it is very suitable architecture for real time, embedded applications such as web camera server. Since the processor is easily extended to array structure, it can be applied to various image processing applications.

본 논문에서는 상태 변수 표현 방법에 따른 알고리즘 분할을 통해 2차원 웨이브렛 변환 연산을 실시간으로 처리할 수 있는 프로세서 구조를 제안하였다. 제안된 프로세서 구조는 영상입력에 대하여 행, 열 방향을 동시에 고려하여 데이터 플로우 방식으로 처리함으로써 중간적인 결과의 메모리 저장 및 읽기에 소요되는 전달 지연 시간을 감소할 수 있어 실시간 처리에 적합한 VLSI 구조이다. 필터의 길이를 K라할 때 프로세서는 내부에 4개의 곱셈기, 4개의 덧셈기 및 NK-N 크기의 메모리를 가지는 등의 하드웨어 복잡도가 낮아 웹 카메라 서버와 같은 내장형의 응용에 매우 적합한 구조이고, 쉽게 어레이 구조로 확장할 수 있어 고성능을 요구하는 다양한 영상 처리 응용에도 사용 가능하다.

Keywords

References

  1. A. Grzeszczak, et al., 'VLSI Implementation of Discrete Wavelet Transform', IEEE Trans. on VLSI Systems, Vol. 4, No. 4, pp. 421-433, Dec 1996 https://doi.org/10.1109/92.544407
  2. C. Chakrabarti and M. Vishwanath, 'Efficient realization of the discrete and continous wavelet transforms: form single chip implementations to mappings on SIMD array computers', IEEE Trans. Signal Processing, Vol. 43, No. 3, pp. 759-771, Mar. 1995 https://doi.org/10.1109/78.370630
  3. Chu Yu and Sao Jie Chen, 'VLSI Implementation of 2 D Discrete Wavelet Transform for Real Time Video Signal Processing', IEEE Trans. Consumer Electronics, Vol. 43, No. 4, November 1997 https://doi.org/10.1109/30.642396
  4. M. Vishwanath, R. M. Owens, 'VLSI Architectures for the Discrete Wavelet Transforms', IEEE Trans. on Circuits and Systems Ⅱ: Analog and Digital Signal Processing, Vol. 42, No. 5, pp. 305-316, May 1995 https://doi.org/10.1109/82.386170
  5. 반성범, 박래홍, 지용, '2차원 이산 웨이브렛 변환을 위한 효율적인 VLSI 구조', 대한 전자공학회 논문지, 제 37권 SP편, 제1호, pp. 59-68, 2000. 1
  6. M. Ferretti, D. Rizzo, 'A Parallel Architecture for the 2 D Discrete Wavelet Transform with Integer Lifting Scheme', Journal of VLSI Signal Processing, Vol. 28, pp. 165-185, 2001 https://doi.org/10.1023/A:1011161423836
  7. S. M. Park, et al., 'A novel VLSI architecture for the real time implementation of 2 D signal processing systems', Proc. of Int. Conf. on Computer Design : VLSI in Computers and Processors, pp. 582-585, 1988 https://doi.org/10.1109/ICCD.1988.25767
  8. Winser E. Alexander, et al. 'Parallel Image Processing with the Block Data Parallel Architecture', Proc. of the IEEE, Vol. 84, No. 7, pp. 947-968, July 1996 https://doi.org/10.1109/5.503297
  9. I. S. Abu khater, A. Bellaouar, and M. I. Elmasry, 'Circuit Techniques for CMOS Low-Power High Performance Multipliers', IEEE Journal of Solid State Circuits, Vol. 3 1, No. 10, pp. 1535-1546, October 1996 https://doi.org/10.1109/4.540066