References
- H. Ogucy and E. Vittoz, 'CODYMOS frequency dividers achieve low power consumption and high frequency,' Electron. Lett., pp. 386-387, Aug. 23, 1973 https://doi.org/10.1049/el:19730286
- J. Yuan and C. Svensson, 'High-speed CMOS circuit technique,' IEEE J Solid-State Crcuits, vol. 24, no. 1, pp. 62-70, Feb. 1989 https://doi.org/10.1109/4.16303
-
R. Rogenmoser, N. Felber, Q. Huang, and W. Fichtner, '1.16 GHz dual-modulus 1.2-
${\mu}m$ CMOS prescaler,' in Proc IEEE 1993 CICC, San Diego, CA, pp. 27.6.1-27.6.4., May 1993 https://doi.org/10.1109/CICC.1993.590807 - Q. Huang and R. Rogenmoser, 'A glitch-free single-phase DFF for gigahertz applications,' in Proc. 1994 IEEE ISCAS, London, vol. 4, pp. 11-13, May 1994 https://doi.org/10.1109/ISCAS.1994.409184
-
R. Rogenmoser, Q. Huang, and F. Piaza, '1.57 GHz asynchronous and 1.4 GHz dual-modulus 1.2-
${\mu}m$ CMOS prescaler,' in Proc. IEEE 1994 CICC, San Diego, CA, pp. 387-390, May 1994 https://doi.org/10.1109/CICC.1994.379697 - Q. Huang and R. Rogenmoser, 'Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks,' IEEE J. Solid-State Circuits, vol. 31, pp. 456-465, Mar. 1996 https://doi.org/10.1109/4.494209
- N. Foroudi and T. A. Kwasniewski, 'CMOS high-speed dual-modulus frequency divider for RF frequency synthesis,' IEEE J. Solid-State Circuits, vol. 30, pp. 93-100, Feb. 1995 https://doi.org/10.1109/4.341735
- B. Chang, J. Park, and W. Kim, 'A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops,' IEEE J. Solid-State Circuits, vol. 31, pp. 749-752, May 1996 https://doi.org/10.1109/4.509860
- C.-Y. Yang, G-.-K. Dehng, J.-M. Hsu, and S.-I. Liu, 'New dynamic flip-flops for high-speed dual-modulus prescaler,' IEEE J. Solid-State Circuits, vol. 33, pp. 1568-1571, Oct, 1998 https://doi.org/10.1109/4.720406
- K.-H. Sung and L.-S. Kim, 'Comments on New dynamic flip-flops for high-speed dual-modulus prescaler,' IEEE Trans. Solid-State Circuits, vol. 35, pp. 919-920, Jun. 2000 https://doi.org/10.1109/4.845197
- R. J. Baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation, IEEE PRESS, 1998, ch. 14
- 민경철, 김용대, 박성희, 유영갑, '저전력 D-flipflop을 이용한 고성능 Dual-Modulus Pres-caler', 한국통신학회 논문지, 25권, 10A호, pp.1582-1589, 2000. 10
- S. -H. Yang, C. -H. Lee, and K. -R. Cho, 'A CMOS dual-modulus prescaler based on a new charge-sharing free D-flip-flop,' in Proc. 14th IEEE International ASIC/SOC Conference, Washington D.C., VA, pp. 276-280, Sep. 2001 https://doi.org/10.1109/ASIC.2001.954711