The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

Viterbi Decoder Design of TCM Modem for Audio Wireless Transmission

오디오 무선전송을 위한 TCM 모뎀의 Viterbi 디코더 설계

  • Published : 2002.01.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper the Viterbi decoder which is used for TCM decoding in wireless modem system under transmission of audio data for the high quality sound is designed by VHDL and implemented by FPGA. After making short explanation about TCM encoding and decoding. I show the effect of channel in computer by using encoder and decoder implemented in FOGA and the bit error rate according to change rate of ($E_b/N_0$).

제출된 논문에서는 고음질의 오디오 신호를 전송하는 무선 모뎀의 수신부에서 TCM 복호와에 사용되는 Viterbi 디코더를 VHDL을 이용하여 설계하고 FPGA를 이용하여 구현하였다. 이 논문에서는 TCM 부호화와 복호화와 복호화 과정을 간단히 설명한 후 부호화기와 복호화기를 FPGA로 구현한 다음 PC 상에서 채널의 영향을 재현하여 신호 대잡음비($E_b/N_0$) 변화에 따른 시스템의 비트에러율 성능을 제시하고 있다.

Keywords

References

  1. G. Ungerboeck, 'Trellis-coded modulation with redundant signal sets-Part I: hitroduction,' IEEE Commu. Mag., vol. 25 no. 2, pp. 5-11, Feb. 1987 https://doi.org/10.1109/MCOM.1987.1093542
  2. G. Ungerboeck, 'Trellis-coded modulation with redundant signal sets-Part n: State of the art,' IEEE Commu. Mag., vol. 25 no. 2, pp. 12-21, Feb. 1987 https://doi.org/10.1109/MCOM.1987.1093541
  3. S. B. Wicker, Error Control Systems for Digital Communication and Storage, Prentica Hall Inc.:Englewood Cliffs, NJ, 1995
  4. G. Fettweis, H. Meyr, 'A 100 Mbit/s Viterbi Decoder Chip : Novel Architecture and its realization,' IEEE International Conference on Communications, Atlanta, No. 307. 4, pp . 463-467, April 1990
  5. Andrew J. Viterbi, Jim K. Omura, Principles of Digital Communications and Coding, McGiaw Hill hic., 1979
  6. G. Fettweis, H. Meyr, 'High-speed parallel Viterbi decoding: algorithm and VLSI architecture,' IEEE Communications Magazine, vol.29, no.5, pp. 46-55, May 1991 https://doi.org/10.1109/35.79382
  7. Zainalabedin Navabi, 'VHDL, Anaysis and Modeling of Digital System', Layout, and Simulation', IEEE Press, 1998
  8. R. Jacob Baker, Harry W. Li, David E. Boyce, 'CMOS, Circuit Design, Layout, and Simulation,' IEEE Press, 1998
  9. Pran Kurup, Taher Abbasi, 'Logic Synthesis Using Synopsys,' KAP, 1995.ohn, R. Peter, 'Electhc Communication Development,' Communications of the ACM, 40, pp. 71-79, May 1997