JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Novel Sensing Circuit for 2T-2MTJ MRAM Applicable to High Speed Synchronous Operation

  • Jang, Eun-Jung (Department of Information Electronics Engineering Ewha Womans University) ;
  • Lee, Jung-Hwa (Department of Information Electronics Engineering Ewha Womans University) ;
  • Kim, Ji-hyun (Department of Information Electronics Engineering Ewha Womans University) ;
  • Lee, Seungjun (Department of Information Electronics Engineering Ewha Womans University)
  • Published : 2002.09.01
Download PDF
⟨ Previous Next ⟩

Abstract

We propose a novel sensing circuit for 2T-2MTJ MRAM that can be used for high speed synchronous operation. Proposed bit-line sense amplifier detects small voltage difference in bit-lines and develops it into rail-to-rail swing while maintaining small voltage difference on TMR cells. It is small enough to fit into each column that the whole data array on selected word line are activated as in DRAMs for high-speed read-out by changing column addresses only. We designed a 256Kb read-only MRAM in a $0.35\mu\textrm{m}$ logic technology to verify the new sensing scheme. Simulation result shows a 25ns RAS access time and a cycle time shorter than 10 ns.

Keywords

References

  1. Tzu-Ning Fang and Jian-Gang Zhu, '2D Write Addressability of tunneling Junction MRAM elements,' IEEE transactions on magnetics, Vol. 37, NO. 4, JULY 2001 https://doi.org/10.1109/20.951022
  2. Geral B. Granley, Allan T. Hurst, ' Projected Applications, Status and Plans For Honeywell. High Density, High Performance, Nonvolatile Memory (combined papers)' 1996 lnt'l Nonvolatile Memory Technology Conference https://doi.org/10.1109/NVMT.1996.534686
  3. Bodhisattva Das, William C. Black, Jr., and Arthur V. Pohm, 'Universal HSPICE Macromodel for Giant Magnetoresistance Memory Bits' IEEE transactions on magnetics, Vol. 36, NO. 4, JULY 2000 https://doi.org/10.1109/20.875339
  4. R. E. Scheuerlein, W. J. Gallagher, S. S. P. Parkin, C. A. Lee, S. T. Roy, R. Robertazzi, W. R. Reohr, 'A 10ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cell', ISSCC Digest of technical papers, vol.43, pp.128-129, Feb., 2000 https://doi.org/10.1109/ISSCC.2000.839717
  5. Roy E. Scheuerlein, 'Magneto-Resistive IC Memory Limitations and Architecture Implications' 1998 Int'l Nonvolatile Memory Technology Conference https://doi.org/10.1109/NVMT.1998.723217
  6. M. Durlam, P. Naji, M. DeHerrera, S. Tehrani, G. Kerszykowski and K. Kyler, 'Nonvolatile RAM based on Magnetic Tunnel Junction Elements' ISSCC 2000 https://doi.org/10.1109/ISSCC.2000.839718
  7. Peter K. Naji, Mark Durlam, Saied Tehrani, John Calder and Mark F. DeHerrera, 'A 256kb 3.0V ITIMTJ Nonvolatile Magnetoresistive RAM' ISSCC 2001 https://doi.org/10.1109/ISSCC.2001.912570
  8. Kouichi Yamada, Naofumi Sakai, Yoshiyuki Ishizuka and Kazunobu Mameno, 'A Novel Sensing Scheme for a MRAM with a 5% MR Ratio' 2001 SYMPOSIUM ON VLSI CIRCUITS DIGEST OF TECHNICAL PAPERS https://doi.org/10.1109/VLSIC.2001.934214