DOI QR코드

DOI QR Code

A 1.5V 70dB 100MHz CMOS Class-AB Complementary Operational Amplifier

1.5V 70dB 100MHz CMOS Class-AB 상보형 연산증폭기의 설계

  • 박광민 (순천향대학교 전보기술공학부)
  • Published : 2002.09.01

Abstract

A 1.5V 70㏈ 100MHz CMOS class-AB complementary operational amplifier is presented. For obtaining the high gain and the high unity gain frequency, the input stage of the amplifier is designed with rail-to-rail complementary differential pairs which are symmetrically parallel-connected with the NMOS and the PMOS differential input pairs, and the output stage is designed to the rail-to-rail class-AB output stage including the elementary shunt stage technique. With this design technique for output stage, the load dependence of the overall open loop gain is improved and the push-pull class-AB current control can be implemented in a simple way. The designed operational amplifier operates perfectly on the complementary mode with 180$^{\circ}$ phase conversion for 1.5V supply voltage, and shows the push-pull class-AB operation. In addition, the amplifier shows the DC open loop gain of 70.4 ㏈ and the unity gain frequency of 102 MHz for $C_{L=10㎊∥}$ $R_{L=1㏁}$ Parallel loads. When the resistive load $R_{L}$ is varied from 1 ㏁ to 1 ㏀, the DC open loop gain of the amplifier decreases by only 2.2 ㏈.a$, the DC open loop gain of the amplifier decreases by only 2.2 dB.

Keywords

References

  1. J. of KIEEME(in Korean) v.13 no.7 Design and fabrication of multilayer chip filter for next genration mobile communication phone S. W. Lee;J. R. Yoon
  2. J. of KIEEME(in Korean) v.13 no.2 A Study on the TCAD simulation to predict the latchup immunity of high energy ion implanted CMOS twin well structures H. J. Song;J. M. Kim;K. D. Kwack
  3. J. of KIEEME(in Korean) v.11 no.6 A Study on Sol-like-bulk CMOS structure operating in low voltage with stability S. H. Son;T. Jin
  4. IEEE J. Solid-State Circuits v.27 A compack bipolar class-AB output stage using 1-V power supply F. Thus https://doi.org/10.1109/4.173097
  5. IEEE J. Solid-State Circuits v.29 A programmable 1.5V CMOS class-AB operational amplifier with hybrid nested miller compensation for 120 dB gain and 6MHz UGF R. Eschauzier;R. Hogervorst;J. Huijsing https://doi.org/10.1109/4.340423
  6. IEEE J. Solid-State Circuits v.30 no.12 A 1.5V class AB CMOS buffer amplifier for driving low-resistance loads R. V. Dongen;V. Rikkink https://doi.org/10.1109/4.482159
  7. Electron. Lett. v.31 no.21 A very efficient CMOS low voltage output stage G. Palmisano;G. Palumbo https://doi.org/10.1049/el:19951266
  8. IEEE J. Solid-State Circuits v.33 Compact low-voltage power-efficient operational amplifier cells for VLSI K. De Langen;J. Huijsing https://doi.org/10.1109/4.720394
  9. IEEE J. Solid-State Circuits v.34 1.5V High-drive capability CMOS opamp G. Palmisano;G. Palumbo;R. Salemo https://doi.org/10.1109/4.743789
  10. 대한전자공학회논문지 v.37 no.2 전영역에서 선형 전류 관계를 갖는 일정 트랜스컨덕턴스 연산증폭기의 설계 장일권;곽계달;박장우
  11. 대한전자공학회 하계종합학술대회 논문집Ⅱ v.23 no.1 대면적 LCD 패널 구동을 위한 새로운 Op-Amp의 설계 이동욱;권오경
  12. IEEE J. Solid-State Circuits v.29 no.2 A very high-frequency CMOS complementary folded cascode amplifier R. E. Vallee;Ezz I. El-Masry https://doi.org/10.1109/4.272117
  13. Proc. ISCAS A low-voltage CMOS op amp with a rail-to-rail constant-gm input stage and a class AB rail-to-rail output stage J. H. Botma;R. F. Wassenaar;R. J. Wiegerink
  14. IEEE J. Solid-State Circuits v.34 no.2 Constant-gm rail-to-rail CMOS op-amp input stage with overlapped transition regions M. Wang;T. L. Mayhugh;Jr;S. H. K. Embabi;E. Sanchez-Sinencio https://doi.org/10.1109/4.743758
  15. CMOS Analog Circuit Design P. E. Allen;D. R. Holberg