References
-
B. A. Laws and C. K. Rushford, 'A Cellular-Array Multiplier for
$GF(2^m)$ ' IEEE Trans. Comp., vol. C-20, no. 12, pp. 1573-1578, Dec. 1971 https://doi.org/10.1109/T-C.1971.223173 -
C. S. Yeh, I. S. Reed, and T. K. Trung, 'Systolic multipliers for finite field
$GF(2^m)$ ,' IEEE Trans. Computer, vol. C-33, p. 357-360, Apr. 1984 https://doi.org/10.1109/TC.1984.1676441 - J. Omura and J. Massey, 'Computational Method and Apparatus for Finite Fields,' U.S. Patent no. 4.587.627, May 1986
-
C. C. Wang, T. K. Trung, H. M. Shao, L. J. Deutsch, J. K. Omura, and I. S. Reed., 'VLSI Architecture for Computing Multiplications and Inverses in
$GF(2^m)$ ,' IEEE Trans. Comp., vol. C-34, pp. 709-717, Aug. 1985 https://doi.org/10.1109/TC.1985.1676616 - K. Z. Pekmestzi, 'Multiplexer-Based Array Multipliers,' IEEE Trans. Computer, vol. 48, no. 1, pp. 15-23, Jan. 1999 https://doi.org/10.1109/12.743408
-
C. Y. Lee, E. H. Lu, and J. Y. Lee, 'Bit-Parallel Systolic Multipliers for
$GF(2^m)$ Fields Defined by All-One and Equally Spaced Polynomials,' IEEE Trans. Comp., vol. 50, no. 5, pp. 385-393, May. 2001 https://doi.org/10.1109/12.926154 - E. R. Berlekamp, 'Bit-Serial Reed-Solomon Encoders,' IEEE Trans. Information Theory, vol. 28, pp. 869-874, Nov. 1982 https://doi.org/10.1109/TIT.1982.1056591
-
S. T. J. Fenn, M. Benaissa, and D. Taylor, '
$GF(2^m)$ Multiplication and Division Over the Dual Basis,' IEEE Trans. Comp., vol. 45, no. 3, pp. 37-46, Jan. 1982 - I. S. Hsu, T. K. Troung, L. J. Deutsch, and I. S. Reed, 'A Comparision of VLSI Architecture of Multipliers using Dual, Normal, or Standard Bases,' IEEE Trans. Computer, vol. C-37, pp. 735-739, 1988 https://doi.org/10.1109/12.2212
- E. D. Mastrovito, 'VLSI Design for Multiplication over Finite Fields,' LNCS-357, Proc. AAECC-6, pp. 297-309, Rome, July 1988, Spring-Verlag
-
G. L. Feng, 'A VLSI Architecture for Fast Inversion in
$GF(2^m)$ ,' IEEE Trans. Computer, vol. 38, no. 10, Oct. 1989 https://doi.org/10.1109/12.35833 - C. K. Koc, and B. Sunar, 'Low-Complexity Bit Parallel Canonical and Normal Basis Multipliers for a Class of Finite Fields,' IEEE Trans. Computer, vol. 47, no. 3, pp. 353-356, Mar. 1998 https://doi.org/10.1109/12.660172
- J. T. Butler, 'Multiple-valued logic : guest editor's introduction and bibliography,' IEEE Computer, Mag., vol. 21, pp. 13-15, Apr. 1988 https://doi.org/10.1109/2.14344
- J. C. Muzio, 'Introduction multiple-valued logic,' IEEE Trans. Computer, vol. 35, pp. 97-98, Feb. 1986 https://doi.org/10.1109/TC.1986.1676726
- Y. Hata, N. Kamiura and K. Yamato, 'Design of Multiple-Valued Programmable Logic Array with Unary Function Generators,' IEICE Trans. INF. & SYST., vol. E82-D, no. 9, pp. 1254-1260, Sep. 1999
- N. Kamiura, Y. Hata and K. Yamato, 'Design of a Multiple-Valued Cellular Array,' IEICE Trans. Electron., vol. E76-C, no. 3, pp. 412-418, Mar. 1993
- T. Hanyu, S. Kazama, M. Kameyama, 'Design and implementation of a Low-Power Multipl-Valued Current Mode Integrated Circuit with Current-Souce Control,' IEICE Trans. Electron, vol. E80-C, no. 7, pp. 941-947, July 1997
- A. Gill, Linear Sequential Circuits, McGraw-Hill Book Co., Newyork, 1966
- H. Anton, Elementary Linear Algebra, John Wiley & Sons, Inc., Newyork, 1994
- E. Kreyszig, Advanced Engineering Mathematics 8/e, John Wiley & Sons, Inc., Newyork, 1999