Journal of the Korea Society for Simulation (한국시뮬레이션학회논문지)

The Korea Society for Simulation (한국시뮬레이션학회)
권호 표지

The MOSFET Hump Characteristics Occurring at STI Channel Edge

STI 채널 모서리에서 발생하는 MOSFET의 험프 특성

  • Published : 2002.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

An STI(Shallow Trench Isolation) by using a CMP(Chemical Mechanical Polishing) process has been one of the key issues in the device isolation[1] In this paper we fabricated N, P-MOSFEET tall analyse hump characteristics in various rounding oxdation thickness(ex : Skip, 500, 800, 1000$\AA$). As a result we found that hump occurred at STI channel edge region by field oxide recess. and boron segregation(early turn on due to boron segregatiorn at channel edge). Therefore we improved that hump occurrence by increased oxidation thickness, and control field oxide recess( 20nm), wet oxidation etch time(19HF,30sec), STI nitride wet cleaning time(99HF, 60sec+P 90min) and fate pre-oxidation cleaning time (U10min+19HF, 60sec) to prevent hump occurring at STI channel edge.

Keywords

References

  1. IEDM Tech. Dig. Characteristics of CMOS Device Isolation for the ULSI Age A. Bryant;W. Hansch;T. Mii
  2. IEDM Tech. Dig. A Highly Manufacturable Trench Isolation Process for Deep Submicron DRAMs P. C. Fazan;V. K. Mathews
  3. Symp. On VLSI Tech. An Optimized Densification of the Field Oxide for Quarter Micron Shallow Trench Isolation(STI) H. S. Lee(et al.)
  4. Symp. On VLSI Tech. A Shallow Trench Isolation Study for 0.25/0.18um CMOS Technologies and beyond A. Chatterjee(et al.)
  5. Ext abs, Mtg. Electro chem. Soc. no.Fall Process and Device Simulation of Trench Isolation Corner Parasitic Device T. Furukawa;J. A. Mandelman
  6. Proc. IEEE 1999 Int. Conf. On Microelectronic Test Structures v.12 Contribution to the Characteristics of the Hump Effect in MOSFET Submicronic Technologies H. brut;R. M. D. A. Vlelge
  7. IEEE Electron Device Letters v.20 no.10 Enhanced Low-Temperature Corner Current Carrying Inherent Shallow Trench Isolation(STI) Guofu Niu;Suraj, J. Mathew
  8. IEEE Electron Device Letters v.20 no.7 Through the Gate Implanted Ultrathin Gate Oxide MOSFET's with Corner Parasitics-Free Shallow-Trench-Isolation Udo Schwalke;Alexander Gschwandtner;Gudrun Innertsberger;Martin Kerber
  9. IEEE Transactions on Electron Devices v.47 no.4 Isolation Edge Effect Depending on Gate Length of MOSFET's with Various Isolation Structures Toshiyuki Oishi;Katsuomi Shiozawa;Akihiko Furukawa;Yuji Abe;Yasunori Tokuda