

## STI 채널 모서리에서 발생하는 MOSFET의 험프 특성

김현호\*, 이천희\*\*

### The MOSFET Hump Characteristics Occurring at STI Channel Edge

Kim Hyun-Ho, Yi Cheon-Hee

#### Abstract

An STI(Shallow Trench Isolation) by using a CMP(Chemical Mechanical Polishing) process has been one of the key issues in the device isolation[1]. In this paper we fabricated N, P-MOSFET to analyze hump characteristics in various rounding oxidation thickness(ex : Skip, 500, 800, 1000Å). As a result we found that hump occurred at STI channel edge region by field oxide recess, and boron segregation(early turn on due to boron segregation at channel edge).

Therefore we improved that hump occurrence by increased oxidation thickness, and control field oxide recess( $\leq 20\text{nm}$ ), wet oxidation etch time(19HF, 30sec), STI nitride wet cleaning time(99HF, 60sec+P 90min) and gate pre-oxidation cleaning time (U10min+19HF, 60sec) to prevent hump occurring at STI channel edge.

\* 충북과학기술대학 전자정보과

\*\* 청주대학교 전자공학과

## I. Introduction

With device scaling down to sub-quarter micron (0.25 $\mu$ m) class, the STI technology becomes a key method to realize high density DRAM[2][3]. Recently, STI technology have paid much attention on the surface roughness during CMP(Chemical Mechanical Polishing) or etchback process to planarization and void-free gap filling in the narrow space. Also the electrical characteristics of the nMOSFETs with STI structure strongly depend on the corner shape of trench isolation and trench gap filling dielectric materials[4]. When the gate is biased, the field lines from the overlapping region are focused by the edge geometry of the channel. Thus, at the edges of the channel, an inversion layer is formed at lower voltages than at the center region. As a result, less voltage bias overall must be applied to the gate to invert the channel across its full width. Also, a corner parasitic MOSFET in parallel with the main device is produced. The parasitic device turns on at voltages lower than channel center region, resulting in a hump in the drain current vs gate voltage curve[5]. Thus, the parasitic device increases the subthreshold leakage current of the active device. Sharp corners and gate oxide thinning lead to high electric field at the corners and produce hump characteristics in I-V curve, higher off-current, reverse narrow channel effect[6-9].

In this paper we find that threshold voltage shift increased drastically with increasing field oxide recess and decreasing oxidation thickness which exposes the top trench corners. The  $V_t$  of this edge device also depends on the geometric factors, such as the gate wrap-around, corner radius, sidewall corner

angle, and wet cleaning time etc. In order to eliminate the hump effect, we carried out the experiment on the various oxidation thickness.

## II. Experimental

Buffer oxide and  $\text{Si}_3\text{N}_4$  layer were deposited and etched the field area for active area definition. Trench etching was performed(depth=3000 $\text{\AA}$ ) after thin  $\text{Si}_3\text{N}_4$  layer was etched. Slight oxidation of trench sidewall was formed(1050 $^\circ\text{C}$ , 100 $\text{\AA}$ ) to eliminate the defect which might be occurred during the trench etching step. Filling the trench gap with HDP(High Density Plasma) oxide, and densification at high temperature, then CMP was carried out for planarization.  $\text{Si}_3\text{N}_4$  and pad oxide were removed by 99HF 60 +Phorporic acid 75' and  $\text{U}10'+19\text{HF}$  45 , respectively. Next, oxidation was performed by with the following conditions; 1)skip, 2)500 $\text{\AA}$ , 3)800 $\text{\AA}$  and 4)1000 $\text{\AA}$  to analyze the hump


<Table 1> The process of transistor

Channel I/I	B, 20KeV, 2.0E12/cm <sup>2</sup>	BF2, 40KeV, 6.5E12/cm <sup>2</sup>
Gate Oxide	70nm	
Gate	Poly/Wsix/CAP HLD/Nit structure	
LDD sidewall	$\text{Si}_3\text{N}_4$ (65nm)	
Blanket I/I	P, 2.0E13/cm <sup>2</sup>	
P-type Halo I/I	B,4.0E12cm <sup>2</sup> *3 00	-
Deep S/D I/I	As, 3.0E15/cm <sup>2</sup>	BF2, 2.5E15/cm <sup>2</sup>
RTA Anneal	950 $^\circ\text{C}$ , 60sec	


effect. Finally NMOS, PMOS transistor were formed. The fabricated transistor has 7.0nm thin gate oxide. The gate electrode was patterned by KrF lithography. Then 650Å Si<sub>3</sub>N<sub>4</sub> sidewall spacer was formed. Table1 shows the detailed process of transistor fabrication.

### III. Results and Discussions

Fig1 shows the STI top corner profile of rounding oxidation after HIPD oxide CMP process. Round oxidation was performed by dry oxidation process at 1100°C high temperature. Dry oxidation effectively rounds off the STI bottom, sidewall and top corner (dry oxidation slower than wet oxidation). As shown in Fig1, active area is flat and edge junction edge with field shows negative steep slope when the round oxidation is skipped. When rounding oxidation is performed steep slope at top corner disappears and increases the rounding effect. But bird's beak encroachment occurred at central region. Fig2 represented the dimension of STI section((a) active area in silicon surface, (b) active width from surface 300Å, (c) STI depth, (d) remain oxide thickness from top to bottom). In this fig2 we can observed that from (a) to (b) does not dramatically difference. But (c) and (d) values are increased by increasing rounding oxidation thickness, and STI oxidation pre-cleaning, gate oxidation pre-cleaning time. So we must control the rounding oxidation thickness, etch time and pre-cleaning time to get optimal oxide recess.




(a) Rox=Skip



(b) Rox=500Å




(c) Rox=800Å



(d) Rox=1000Å

<Figure 1> STI top corner profile with various rounding oxidation(SEM image)




<Figure 2> Cross section of STI


<Table 2> Dimension values of STI rounding oxidation

Items	skip	500 Å	800 Å	1000 Å
(a)	1800 Å	1850 Å	1750 Å	1650 Å
(b)	1900 Å	2000 Å	1900 Å	1800 Å
(c)	3050 Å	2950 Å	3000 Å	3000 Å
(d)	2950 Å	3000 Å	3100 Å	3250 Å


Fig 3 shows TEM cross section with various oxidation process. When rounding oxidation is skipped, profile is very sharp at STI top corner. When oxidation thickness is increased, steep top corner profile is disappeared. In this experimental we evaluated following that ; 1)hump effect of subthreshold  $I_d-V_g$ , with channel widths variation, gate oxide  $Q_{bd}$  of STI, and junction leakage to confirm top corner rounding profile. Fig4 shows the characteristics of MOS transistor subthreshold curve. In this figure we can observed hump effect by applied back-bias to substrate( $V_{bb}=0\sim-2V$ ). That is, hump phenomena does not observed when substrate bias is zero. But hump occurred only rounding oxidation skip structure except for rounding oxidation performed.



(a) Skip



(b) 500 Å




(c) 800 Å




(d) 1000 Å

<Figure 3> STI top corner profile with various rounding oxidation(TEM image)


These hump effect implied that electric field concentration exist in channel edge from source to drain direction (parasitic transistor exist in parallel with one transistor in which has different  $V_{th}$  co-existence two-transistor). With increasing substrate bias, hump was occurred due to increased depletion region width in surface and threshold voltage. Hump was occurred when the gate electric field affect on channel top edge profile. When rounding oxidation was performed, we can observed hump effect was disappeared with applied substrate bias(especially, rounding oxidation thickness =800,1000Å).




<Figure 4> Subthreshold characteristics with various rounding oxidation ( $V_{bb}=0\sim 2V$ )




(a)  $V_{tsat}(PMOS)$



(b)  $I_{op}(PMOS)$



(c)  $V_{tsat}(NMOS)$




(d)  $I_{op}(NMOS)$

<Figure 5> Narrow width effect with various rounding oxidation (where, 21:skip, 23:500 Å, 24:800 Å, 25:1000 Å)


Fig 5 shows the variation of  $V_t$  and operation current with various channel widths. When skip the rounding oxidation INWE (Inverse narrow width effect) occurred due to gate electric field concentration. Meanwhile,  $V_{tsat}$  increased with increasing oxide thickness

and INWE occurred due to electric field relaxation effect by STI top corner rounding. These results advantageous on small-device  $V_t$  margin for narrow width effect but has decreased the device operation current. So we must decide rounding oxidation thickness to get optimal device spec. Fig6 shows Obd of gate oxide in various rounding oxidation. The Characteristics of gate oxide Qbd is good when rounding was skipped or rounding oxidation 500Å was carried out. But Qbd characteristics is not good 800Å and 1000Å. These reasons comes from follow that 1) mini bird' s beak was not removed completely at active area edge during post whole cleaning process, 2) due to profile of active and field. If field oxide higher than active silicon, Qbd characteristics is not good. So we could



<Figure 6> Qbd of gate oxide with various rounding oxidation


observed that field oxide higher than active height in fig1, 3)degradation was occurred by stress effect during rounding oxidation. So we could solved above mentioned items 1), 2) by control field oxide recess quantity. And item 3) solved by increasing rounding oxidation temperature to relaxation stress.



<Figure 7> The characteristics of junction leakage with various rounding oxidation

Fig 7 represented the junction leakage of P+/N-well and N+/P-well with various oxidation thickness. When rounding oxidation was skip or 500Å was showed the same result. When rounding oxidation 800Å or 1000 Å, decreased leakage level about 1/3 than skip or 500Å due to thermal budget during rounding oxidation. As a result we found that optimal rounding oxidation dramatically improved the junction leakage, STI top corner profile, INWE and hump characteristics.

Fig 8 represented the threshold voltage of field oxide recess on wafer. Threshold voltage changed by field oxide recess. Threshold voltage low when field oxide was over recess. In this figure we found that threshold voltage depends on field oxide recess quantity. Thus it is very important field oxide recess control to get optimal threshold voltage.



<Figure 8> Threshold voltage with various rounding oxidation

#### 4. Conclusions

In this paper we fabricated N, P-MOSFET to analyze hump characteristics in various rounding oxidation thickness (Skip, 500, 800, 1000Å). As a result we found that hump occurred at STI channel edge region by field oxide recess. We improved that hump occurrence by increased oxidation thickness, and control field oxide recess ( $\leq 20\text{nm}$ ), wet oxidation etch time (19HF, 30sec), STI nitride wet cleaning time (99HF, 60sec + P 90min) and gate pre-oxidation cleaning time (U10min + 19HF, 60sec) to prevent hump occurring at STI channel edge.

#### References

- [1] A. Bryant, W. Hansch, and T. Mii, Characteristics of CMOS Device Isolation for the ULSI Age, IEDM Tech. Dig., pp671-674, 1994.
- [2] P. C. Fazan & V. K. Mathews, A Highly Manufacturable Trench Isolation Process for Deep Submicron DRAMs, IEDM Tech. Dig., pp57-60, 1993.
- [3] H. S. Lee et al., An Optimized Densification of the Field Oxide for Quarter Micron Shallow Trench Isolation(STI), Symp. On VLSI Tech., pp158-159, 1996.
- [4] A. Chatterjee et al., A Shallow Trench Isolation Study for 0.25/0.18um CMOS Technologies and beyond, Symp. On VLSI Tech., pp156-157, 1996.
- [5] T. Furukawa and J. A. Mandelman, Process and Device Simulation of Trench Isolation Corner Parasitic Device, Ext abs, Mtg. Electro chem. Soc., Fall, pp329, 1988.
- [6] H. brut, R. M. D. A. Vlelge, Contribution to the Characteristics of the Hump Effect in MOSFET Submicronic Technologies, Proc. IEEE 1999 Int. Conf. On Microelectronic Test Structures, Vol 12, pp188-193, 1999.
- [7] Guofu Niu, Suraj, J. Mathew, Enhanced Low-Temperature Corner Current Carrying Inherent Shallow Trench Isolation(STI), IEEE Electron Device Letters, Vol 20, No 10, pp 520-522, 1999.
- [8] Udo Schwalke, Alexander Gschwandtner, Gudrun Innertsberger, and Martin Kerber, Through the Gate Implanted Ultrathin Gate Oxide MOSFET's with Corner Parasitics-Free Shallow-Trench-Isolation, IEEE Electron Device Letters, Vol 20, NO 7, pp 363-365, 1999.
- [9] Toshiyuki Oishi, Katsuomi Shiozawa, Akihiko Furukawa, Yuji Abe, and Yasunori Tokuda, Isolation Edge Effect Depending on Gate Length of MOSFET's with Various Isolation Structures, IEEE Transactions on Electron Devices, Vol 47, No 4, pp 822-827, 2000.

## ● 저자소개 ●



김현호(e-mail : kimhh@ctech.ac.kr)

1989년 청주대학교 전자공학과 졸업(학사)

1991년 청주대학교 전자공학과 졸업(공학석사)

1999년 청주대학교 전자공학과 박사수료

1991년~1997년 (주)뉴맥스 중앙연구소 선임 연구원

1997년~1998년 문경대학 정보통신과 교수

1998년~현재 도립충북과학대학 전자정보과 교수

관심 분야 : 디지털회로설계, 마이크로프로세서, PCB 디자인, CAD 툴 개발



이천희(e-mail : yichcon@chongju.ac.kr)

1971년 한양대학교 전자공학과 졸업(공학사)

1975년 성균관대학교 전자자료처리과 졸업(공학석사)

1981년 한양대학교 전자공학과 졸업(공학석사)

1987년 성균관대학교 전자공학과 졸업(공학박사)

1971년~1972년 한국마벨(전자업체)

1972년~1977년 수송전기 공업고등학교 교사

1977년~1979년 동양공업전문대학 전자과 전임강사

1983년~1985년 미국 산호세 캘리포니아 주립대학 전산계산과 객원교수

1979년~현재 청주대학교 전자공학과 교수

관심 분야 : ASIC, VLSI&CAD, CAD 툴 개발, 시스템 디자인