참고문헌
- The international technology roadmap for semiconductors, SIA Report, 1999
- J. Briaire and K. S. Krisch, Principles of substrate crosstalk generation in CMOS circuits, IEEE Trans. Computer-Aided Design, vol. 19, no. 6, pp. 645-653, Jun. 2000 https://doi.org/10.1109/43.848086
- A. Koyama, M. Uchida, T. Aida, J. Kudo, and M. Tsuge, Switching well noise modeling and minimization strategy for digital circuits with a controllable threshold voltage scheme, IEEE Tans. Computer-Aided Design, vol. 19, no. 6, pp. 654-670, Jun. 2000 https://doi.org/10.1109/43.848087
- M. Felder and J. Ganger, Analysis of ground-bounce induced sbstrate noise coupling in a low resistive bulk epitaxial process: design strategies to minimize noise effects on a mixed-signal chip, IEEE Trans. Circuits Syst. II, vol. 46, no. 11, pp. 1427-1436, Nov. 2000 https://doi.org/10.1109/82.803483
- K. M-. Fukuda, T. Kikuchi, T. Matsuura, and M. Hotta, Measurement of digital noise in mixed-signal integrated circuits, IEEE J. Solid-State Circuits, vol. 30, no. 2, pp. 87-92, Feb. 1995 https://doi.org/10.1109/4.341734
- M. Ingels and M. S. J. Steyaert, Design strategies and decoupling techniques for reducing the effects of electrical interference in mixed-mode IC's, IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1136-1141, Jul. 1997 https://doi.org/10.1109/4.597306
- M. Nagata, J. Nagai, T. Morie, and A. Iwata, Measurements and analyses of substrate noise waveform in mixed-signal IC environment, IEEE Trans. Computer-Aided Design, vol. 19, no. 6, pp. 671-678, Jun. 2000 https://doi.org/10.1109/43.848088
- M. V. Heijningen, J. Compiet, P. Wambacq, S. Donnay, M. G. E. Engels, and I. Bolsens, Analysis and experimental verification on digital substrate noise generation for epi-type substrates, IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1002-1008, Jul. 2000 https://doi.org/10.1109/4.848209
- K. Joardar, A simple approach to modeling cross-talk in integrated circuits, IEEE J. Solid-State Circuits, vol. 29, no. 10, pp. 1212-1219, Oct. 1994 https://doi.org/10.1109/4.315205
- D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits, IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 420-430, Apr. 1993 https://doi.org/10.1109/4.210024
- J. M. Casalta, X. Aragones, and A. Rubio, Substrate coupling evaluation in BiCMOS technology, IEEE J. Solid-State Circuits, vol. 32, no. 4, pp. 598-603, Apr. 1997 https://doi.org/10.1109/4.563684
- W. W. T. Chan, J. K. O. Sin, and S. S. Wong, A novel crosstalk isolation structure for bulk CMOS power IC's, IEEE Trans. Electron Devices, vol. 45, no. 7, pp. 1580-1586, Jul. 1998 https://doi.org/10.1109/16.701492
- A. Samavedam, A. Sadate, K. Mayaram, and T. S. Fiez, A scalable substrate noise coupling model for design of mixed-signal IC's, IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 895-904, Jun. 2000 https://doi.org/10.1109/4.845193
- R. Gharpurey and R. G. Meyer, Modeling and analysis of substrate coupling in integrated circuits, IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 344-353, Mar. 1996 https://doi.org/10.1109/4.494196
- N. K. Verghese and D. J. Allstot, Computer aided design considerations for mixed-signal coupling in RF integrated circuits, IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 314-323, Mar. 1998 https://doi.org/10.1109/4.661197
- M. Pfost and H-. M. Rein, Modeling and measurement for substrate coupling in Si-Bipolar IC's up to 40GHz, IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 582-591, Apr. 1998 https://doi.org/10.1109/4.663563
- J. Raskin, A. Viviani, B. Flandre, and J. Colinge, Substrate crosstalk reduction using SOI technology, IEEE Trans. Electron Devices, vol. 44, no. 12, pp. 2252-2261, Dec. 1997 https://doi.org/10.1109/16.644646
-
H. Hasegawa, M. Furukawa, and H. Yanai, Properties of microstrip line on
$SiO_2$ system, IEEE Trans. Microwave Theory and Tech., vol. MTT-19, no. 11, pp. 869-881, Nov. 1971 https://doi.org/10.1109/TMTT.1971.1127658 - P. J. V. Wijnen, H. R. Claessen, and E. A. Wolsheimer, 'A new straightforward calibration and correction procedure for 'on-wafer' high frequency s-parameter measurements(45MHz-18GHz),' in Proc. IEEE BCTM, 1987, pp. 70-73