참고문헌
- Hoi-Jun Yoo, High Performance DRAM, Sigma Press, Seoul, Korea, 1999
- NEC Corporation, 'MOS Integrated Circuit 64Mbit Virtual Channel SDRAM', Aug., 1998
- Yasuharu Sato, et ai, 'Fast Cycle RAM (FCRAM); a 20ns Random Row Access, Pipe Lined Operating DRAM', 1998 Symp. VLSI Circuits Dig. Teq. Papers, 1998 https://doi.org/10.1109/VLSIC.1998.687990
- P. Gillingham and B. Vogley, 'SLDRAM: HighPerformance, Open-Standard Memory', IEEE Micro, pp.29-39, Nov./Dec.,1997 https://doi.org/10.1109/40.641594
- R.Crisp., 'Direct Rambus Technology: The New Main Memory Standard', IEEE Micro, p.18-28, Nov/Dec, 1997 https://doi.org/10.1109/40.641593
- Yoshikazu Yabe, et ai, 'A Next Generation Channeled-DRAM Architecture with Direct Background-Operation and Delayed Channel-Replacement Techniques', IEEE Symposium on VLSI technology and Circuits, 2000 https://doi.org/10.1109/VLSIC.2000.852864
- Yon-Kyun Im, et ai, 'POPeye: a system analysis tool for DRAM performance measurement' International Conference on VLSI and CAD, pp. 590 - 592, 1999 https://doi.org/10.1109/ICVC.1999.821008
- Chi-Weon Yoon, 'A Study on VPM(Virtual Pipelined Memory) Architecture for a Fast Row-cycle DRAM', Master's Thesis, Dept. of EE, KAIST
- Intel Corp., Pentium Processor User's Manual Volume 3, Instruction set, 1993
- Samsung electronics, 128Mb DDR-SDRAM Data sheet, http://intl.samsungsemi.com/Memory/DRAM/datasheets.htm
- Samsung electronics, 128/144Mb RDRAM Data sheet, http://intl.samsungsemi.com/Memory /DRAM/datasheets.htm
- TOSHIBA, TC59LM814/06/02BFT-22 (DDR-FCRAM) Data sheet
- http://www.intel.com/design/chipsets/440bx/
- http://www.intel.com/design/chipsets/820/