Analysis on Degradation of Poly-Si TFT`s and Fabrication of Depressed Poly-Si TFT

열화가 억제된 다결성 실리콘 박막 트랜지스터의 제작 및 소자의 열화 특성 분석

  • Published : 2001.10.01

Abstract

The on-current of offset and LDD structured devices in slightly decreased while the off-current are remarkably reduced and almost constant independent of gate and drain voltage because offset and LDD regions behave as a series resistance and reduce the lateral electric field in the drain depletion. Degradation of these devices is dependent upon the offset and LDD length rather than doping concentration in these regions. Also, degradation mechanism has been related to the interface generation rather than the hot carrier injection into gate oxide.

Keywords

References

  1. S. Matsumoto, 'Electronic Display Devices.', by John Wiley & Son, pp. 6483, 1990
  2. J. Y. W. Sero. J. Appl. Phys., Vol. 46, pp. 5247, 1975 https://doi.org/10.1063/1.321593
  3. T. Serikawa, et al., IEEE Trans. Electron Devices., Vol. 36, pp. 1929, 1989 https://doi.org/10.1109/16.34272
  4. A. G. Lewis et al., 'Polycrystalline silicon thin film transistors for analogue circuit applications,' in IEDM Tech. Dig., pp. 264-267, 1988 https://doi.org/10.1109/IEDM.1988.32807
  5. G. Fortunato, A. Pecra, G. Tallarida, L. Mariucci, C. Rieta and P. Migliorato, 'Hot-carrier effects in n-channel polycrystalline silcon thin-film transistors: A correlation between off-current and transconductance variations,' IEEE Trans. Electron Dev., vol. 41, pp. 340-341, 1994 https://doi.org/10.1109/16.275218
  6. Keiji Tanaka, Hitohi Arai, Shigeto Kohda, 'Characteristics of Offset-Structure Polycrystalline-Silicon Thin-Film Transistors', IEEE ELECTRON DEVICE LETTERS, Vol. 9, pp. 2325, 1988 https://doi.org/10.1109/55.20401
  7. K. R. Olasupo, W. Yarbrough, M. K. Hatalis, 'The Effect of Drain Offset on Current-Voltage Characteristics in Sub Micron Polysilicon Thin-Film Transistors', IEEE TRANSACTION ON ELECTRON DEVICES, Vol. 43, pp. 1306-1308, 1996 https://doi.org/10.1109/16.506785