The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

A Simultaneous Hardware Resource Allocation and Binding Algorithm for VLSI Design

VLSI 설계를 위한 동시수행 하드웨어 자원 할당 및 바인딩 알고리듬

  • 최지영 (청주대학교 전자공학과 고수준논리합성 연구실)
  • Published : 2000.10.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a simultaneous hardware resource allocation and binding algorithm for VLSI design. The proposed algorithm works on scheduled input graph and simultaneously allocates binds functional units, interconnections and registers by considering interdependency between operations and storage elements in each control step, in order to share registers and interconnections connected to functional units, as much as possible. Also, the register allocation is especially executes the allocation optima us-ing graph coloring techniques. Therefore the overall resource is reduced. This paper shows the effectiveness of the proposed algorithm by comparing experiments to determine number of functional unit in advance or to separate executing allocation and binding of existing system.

본 논문에서는 VLSI설계를 위한 동시수행 하드웨어 할당 및 바인딩 알고리듬을 제안한다. 제안된 알고리듬은 스케쥴링 결과를 입력으로 받아들이고, 각 기능 연산자에 연결된 레지스터 및 연결 구조가 최대한 공유하도록 제어스텝마다 연산과 기억 소자의 상호연결 관계를 고려하여 기능 연산자, 연결 구조 및 레지스터를 동시에 할당 및 바인딩을 한다. 또한 레지스터 할당은 그래프 컬러링을 이용하여 최적의 레지스터 할당을 수행한다. 제안된 알고리듬은 실험 결과를 통해 기존의 기능 연산자와 레지스터의 수를 미리 정했거나, 분리하여 수행한 방식들과 비교함으로서 본 논문의 효율성을 보인다.

Keywords

References

  1. Digital System Design Automation Breuer, M. A.
  2. Computer Aided for VLSI Design Rubin, S. M.
  3. Proceedings of the IEEE v.71 no.1 Automatic Hardware Synthesis Shiva, S. G.
  4. Silicon Compilation Gajski;Daniel D.
  5. Proceedings of the IEEE v.78 no.2 Multi-level Logic Synthesis Brayton, R. K.;Sangiovanni-Vincentelli, A. L.;G. D. hatchtel
  6. Proceedings of the IEEE v.78 no.2 Recent Advance in VLSI Layout Kuh, E. S.;Ohtuski, T.
  7. Proceedings of the IEEE v.78 no.2 The High-Level Synthesis of the Digital System McFarland, M. C.;Paker, A. C.;Camposano, R.
  8. Proc. of the 20th Design Automatic Conference(DAC) A Method for Automatic DataPath synthesis Hitchcock, C. Y.;D. E. Thomas
  9. IEEE Design & Test of Computer From Behavior to Structure: High-Level Synthesis Camposano, R.
  10. Structured Logic Design With VHDL James R. Armstrong;F. Gall Gray.
  11. High -Level Synthesis : introduction to chip and system design Daniel D. Gajski;Nikil D. Dutt;Allen C-H Wu.
  12. Proc. of 23rd DAC HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis Paulin, P.;Knight. J.;Girczyc, E.
  13. Proc. of the 25th Design Automation Conf. Splicer : A Heuristic Approach to Connectivity Binding Pangrle, B.
  14. Proc. of the 14th Design Automation Conf. REAL : A Program for register allocation Kurdahi, F. J.;A. C. Parker