Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지

The Generation Method to Generalized Reed-Muller Coefficients over GF(3) by means of the Comparison of the Polarity

극수비교에 의한 GF(3)의 일반화된 Reed-Muller 계수 생성 방법

  • Published : 1999.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a method for the generation of GRM coefncients over GF(3) by using a comparison of polarity. In general production method to GRM coefficients over GF(3) is searching for pn different polarity of an n-variable and from these optimal function according to the maximum number of zero coefficients is selected. This paper presents a method for the generation of GRM coefficients by means of compare to the number of zero coefficients without constructing the whole polarity GRM coefficients.

본 논문에서는 다치논리 함수의 GRM(Generalized Reed-Huller)계수 생성 방법에 관하여 제안하였다 일반적인 GRM계수의 생성 방법은 Reed-Muller(RM) 전개식를 이용하여 극수 P=0의 RM계수를 구하고 이를 확장하여 모든 GRM계수를 구하는 방법을 사용한다. 본 논문에서 제안한 알고리즘은 모든 극수의 GRM계수를 구하지 않고 극수의 0의 개수를 순차적으로 비교해가며 GRM계수를 구하는 방식이다.

Keywords

References

  1. IEEE Trans. Comput. no.Apr. Multiple-valued logic : a tutorial and appreciation Smith, K.C.
  2. Trans. IEICE v.J72-A no.2 Multiple-Valued Information Processing System and it's realization Kameyama, M.;Higuchi, T.
  3. Proc. IEEE 20th Int. Symposium on Multiple Valued Logic Toward the age of beyond-binary electronics and systems Kameyama, M.
  4. IEICE Trans. Electron. v.E76-C no.3 Prospects for Multiple-Valued Integrated Circuits special issue on Multiple-Valued Integrated circiuts Smith, K.C.;Gulak, P.G.
  5. IEEE Proc. of International Symposium on Multiple Valued Logic The Optimization of GMC over GF(p) Dong, P.
  6. IEEE Proc. of International Symposium on Multiple Valued Logic Efficient Derivation of Reed-Muller Expansions in Multiple-Valued Logic System Harking, B.;Moraga, C.
  7. IEE. Proc. v.130 no.6 Efficient computer method for EX-OR Iogic design Bessilich, W.
  8. IEE. Proc. v.129 no.1 Mapping of Reed-Nuller coefficients and the minimization of exclusive OR-switching functions Wu, X.;Chen, X.
  9. IEEE Proc. of International Symposium on Multiple Valued Logic The Synthesis of ternary Functions under Fixed polarities and Ternary I2L Circuits Chen, X.;Wu, X.
  10. Modern Logic Design Green, Davio
  11. Int. J. Electronics v.67 no.5 Ternary Reed-Muller switching functions with fixed and mixed polarity Green, D.H.
  12. IEEE Proc. of Int. Sym. on Multiple Valued Logic Fast Synthesis for Ternary Reed-Muller Expansion Hong, Q.;Fei, B.C.;Wu, H.M.;Perkowski, M.A.;Zhaung, N.
  13. IEEE Proc. of Int. Sym. on Multiple Valued Logic Calculation of Reed-Muller-Fourier Coeffcients of Multiple-Valued Functions through Multiple-Place Decision Sasao, T.