Electrical Properties in $Pt/SrTiO_3/Pb_x(Zr_{0.52}, Ti_{0.48})O_3/SrTiO_3/Si$ Structure and the Role of $SrTiO_3$ Film as a Buffer Layer

$Pt/SrTiO_3/Pb_x(Zr_{0.52}, Ti_{0.48})O_3/SrTiO_3/Si$ 구조의 전기적 특성 분석 및 $SrTiO_3$박막의 완충층 역할에 관한 연구

  • 김형찬 (고려대학교 재료공학과) ;
  • 신동석 (고려대학교 재료공학과) ;
  • 최인훈 (고려대학교 재료공학과)
  • Published : 1998.06.01

Abstract

$Pt/SrTiO_3/Pb_x(Zr_{0.52}, Ti_{0.48})O_3/SrTiO_3/Si$ structure was prepared by rf-magnetron sputtering method for use in nondestructive read out ferroelectric RAM(NDRO-FEAM). PBx(Zr_{0.52}Ti_{0.48})O_3}$(PZT) and $SrTiO_3$(STO) films were deposited respectively at the temperatures of $300^{\circ}C and 500^{\circ}C$on p-Si(100) substrate. The role of the STO film as a buffer layer between the PZT film and the Si substrate was studied using X-ray diffraction (XRD), Auger electron spectroscopy (ASE), and scanning electron microscope(SEM). Structural analysis on the interfaces was carried out using a cross sectional transmission electron microscope(TEM). For PZT/Si structure, mostly Pb deficient pyrochlore phase was formed due to the serious diffusion of Pb into the Si substrate. On the other hand, for STO/PZT/STO/Si structure, the PZT film had perovskite phase and larger grain size with a little Pb interdiffusion. the interfaces of the PZT and the STO film, of the STO film and the interface layer and $SiO_2$, and of the $SiO_2$ and the Si substate had a good flatness. Across sectional TEM image showed the existence of an amorphous layer and $SiO_2$ with 7nm thickness between the STO film and the Si substrate. The electrical properties of MIFIS structure was characterized by C-V and I-V measurements. By 1MHz C-V characteristics Pt/STO(25nm)/PZT(160nm)/STO(25nm)/Si structure, memory window was about 1.2 V for and applied voltage of 5 V. Memory window increased by increasing the applied voltage and maximum voltage of memory window was 2 V for V applied. Memory window decreased by decreasing PZT film thickness to 110nm. Typical leakage current was abour $10{-8}$ A/cm for an applied voltage of 5 V.

Keywords

References

  1. Jpn. J. Appl. Phys. v.32 Proposal of Adaptive-Learning Neuron Circuits with Ferroelectric Analog-Memory Weights Ishiwara, H.
  2. FED Journal v.7 Current Status and Prospects of Ferroelectric Thin Film Devices Ishiwara, H.
  3. FED Jounal v.7 Current Status and Prospects of Ferroelectric Thin Flim Devices H. Ishiwara
  4. J. Am. Ceramic. Soc. v.78 no.2 Deposition of Pb(Zr,Ti)O₃Thin Films by Metal-Organic Chemical Vapor Deposition Hwang, C. S.;Kim, H. J.
  5. Jpn. J. Appl. Phys. v.34 Crystalline Quality and Electrical Properties of $PbZr_xTi_{1-x}O_3$Thin Films Prepared on SrTiO₃-covered Si Substrates Eisuke Tokumitsu;Kensuke Itani;Moon, Bum Ki;Hiroshi Ishiwaza
  6. J. Eng. Sci. & Tech. v.35 RF 마그네트론 스퍼터링법에 의한 MFIS구조의 PZT/STO/Si 박막 특성에 관한 연구 장헌용;박상태;신동석;최인훈
  7. Jpn. J. Appl. Phys. v.34 Crystalline Quality and Electrical Properties of PbZr_xTi_{1-x}O_3 Thin Flims Prepared on $SrTiO_34-covered Si Substrates Eisuke Tokumitsu; Kensuke Itani;Bum Ki Moon;Hiroshi Ishiwaza
  8. J. Eng. Sci. & Tech. v.35 RF 마그네트론 스퍼터링법에 의한 MFIS구조의 PZT/STO/Si 박막 특성에 관한 연구 장헌용;박상태;신동석;최인훈