A Study on the Phosphorous Concentration and Rs Property of the Doped Polysilicon by LPCVD Method of Batch type

Batch 형태 LPCVD법에 의한 폴리실리콘의 인농도 및 Rs 특성에 관한 연구

  • 정양희 (여수대학교 전기공학과) ;
  • 김명규 (LG반도체 생산기술센터)
  • Published : 1998.03.01

Abstract

The LPCVD system of batch type for the massproduction of semiconductor fabrication has a problem of phosphorous concentration uniformity in the boat. In this paper we study an improvement of the uniformity for phosphorous concentration and sheet resistance. These property was improved by using the nitrogen process and modified long nozzle for gas injection tube in the doped polysilicon deposition system. The phosphorous concentration and its uniformity for polysilicon film are measured by XRF(X-ray Fluorescence) for the conventional process condition and nitrogen process. In conventional process condition, the phosphorous concentration, it uniformity and sheet resistance for polysilicon film are in the range of 3.8~5.4$\times$10\ulcorner atoms/㎤, 17.3% and 59~$\Omega$/ , respectively. For the case of nitrogen process the corresponding measurements exhibited between 4.3~5.3$\times$10\ulcorner atoms/㎤, 10.6% and 58~81$\Omega$/ . We find that in the nitrogen process the uniformity of phosphorous concentration improved compared with conventional process condition, however, the sheet resistance in the up zone of the boat increased about 12 $\Omega$/ . In modified long nozzle, the phosphorous concentration, its uniformity and sheet resistance for polysilicon films are in the range of 4.5~5.1$\times$10\ulcorner atoms/㎤, 5.3% and 60~65$\Omega$/ respectively. Annealing after $N_2$process gives the increment of grain size and the decrement of roughness. Modification of nozzle gives the increment of injection amount of PH$_3$. Both of these suggestion result in the stable phosphorous concentration and sheet resistance. The results obtained in this study are also applicable to process control of batch type system for memory device fabrication.

Keywords

References

  1. J. appl, Phys v.23 Deposition of phosphorous doped silicon films by thermal decomposition S. Nakayama;H. Yonezawa;J. Murota
  2. IEEE Trans, Elec. Dev v.41 no.5 The origins of the performance degradation of implanted $P^+$ polysilicon gated p-channel MOSFET with/without rapid thermal annealing J. C. Hsich;Y. K. Fang;C. W. Chen
  3. Solid-state electronics v.33 no.12 On the effect of non-degenerate doping of polysilicon gate in thin oxide MOS device P. Habas;S. Selberherr
  4. VLSI Technology. Dig Sub-1/4㎛ dual gate CMOS technology using in situ doped polysilicon for N and PMOS gates Y. Okazaki(et al.)
  5. IEDM 92 High quality ultra thin nitride film selectively deposition on polysilicon electrode by LPCVD with in situ HF vapor cleaning M. Yoshimaru;N. Inoue;M. Itoh;H. Kurogi
  6. Solid state electronics v.34 no.3 Experimental determination of the internal base sheet resistance of bipolar transistor under forward bias condition H. M. Rein;M. Schroter
  7. J. Appl, phys v.56 Low resistance poly crystalline silicon by boron or arsenic implantation and thermal crystallization of amorphously deposited films F. S. Becker;H. Oppolzer;H. Schaber
  8. SDM 92 Surface micro-roughness induced electrical instability and dielectric breakdown phenomena in Si/SiO₂ system M. Kimura;H. Morita;T. Yasue
  9. IEEE Trans, electron devices v.39 no.3 Dependence of thin oxide films quality on surface micro-roughness T. Ohmi;M. Miyashita;M. Itano